

FOR REFERENCE

NOT TO BE TAKEN FROM THIS ROOM

ANALYSIS OF SWITCHED
CAPACITOR NETWORKS

by

F.Acar SAVACI

Submitted to the Faculty of the School of
Engineering in Partial Fulfillment of the Re-
quirements for the Degree of Master of SCIENCE
in
ELECTRICAL ENGINEERING

Bogazici University Library



39001100375792

14

Boğaziçi University

June - 1982

ACKNOWLEDGMENTS

I am indebted to Professor.Dr.Cem Gökner for his guidance of this thesis and for his valuable suggestions and discussions.

I extend my gratitude to the institutions of Boğaziçi University and Middle East Technical University for the fine education and the support they have provided.

im öğrencilik yaşamım boyunca bana destek olan ANNEM'e ve BABAM'a.

ABSTRACT

In this thesis, after introducing the advantages of switched capacitor (SC) networks, several time-domain analysis methods of SC networks have been investigated and compared with each other. An efficient method for the solvability problem, which is very important for network analyzers, has also been given.

The z-domain analysis of SC networks is given by introducing z-domain equivalent circuits which are very basic tools for network designers. The z-domain analysis is built on the time-domain signal processing mechanism of SC networks.

Finally, frequency domain analysis of SC networks and their filtering properties have been investigated.

The examples given in the thesis can clarify all the introduced methods.

ÖZETÇE

Bu tezde, anahtarlı kapasite elemanlarından kurulu devrelerin üstünlükleri sunulduktan sonra, zaman domeninde analiz yöntemlerinden belli başlıları incelenmiş ve karşılaştırmalar yapılmıştır. Devre analizcileri için önemli olan "çözülebilirlik" sorunu da ele alınmıştır.

Devre tasarımcıları için temel araçlardan olan eşdeğer devreler yardımıyla anahtarlı kapasite devrelerinin analizi z-dönüşükleri cinsinden de sunulmuştur. Z-domen analizi anahtarlı kapasite devrelerinin zaman domeninde işaret süreç mekanizması özelliklerinden hareket edilerek incelenmiştir.

Son olarak, frekans domen analizi ele alınmış ve anahtarlı kapasite devrelerinin süzme özelliklerine değinilmiştir.

Tezde verilen örnekler sunulan yöntemleri açıklığa kavuşturabilecek niteliktedir.

CONTENTS

Chapter I	INTRODUCTION	1
	I.1. Why SC Networks?	1
	I.2. Charge Conservation and Switching	3
Chapter II	THE TIME DOMAIN ANALYSIS OF LINEAR MULTIPHASE SC NETWORKS	7
	II.1. SC-Network Components	7
	II.2. An Introductory Example	9
	II.3. Tableau Method	13
	II.4. Modified Nodal Analysis Using Composite Branches	16
	II.5. Modified Nodal Analysis Using Stamps	23
	II.6. General Nodal Analysis of Switched Capacitive Networks	27
	II.7. Illustrative Examples	36
	II.8. Solvability Problem	46
	II.9. Hybrid Matrix Approach and Constraint Matrix	49
Chapter III	SIGNAL PROCESSING MECHANISM IN TIME DOMAIN.	60
Chapter IV	ANALYSIS AND SIGNAL PROCESSING MECHANISM OF LINEAR MULTIPHASE SC NETWORKS IN THE Z-DOMAIN	67
Chapter V	TWO-PORT ANALYSIS OF SWITCHED CAPACITOR NETWORKS USING FOUR-PORT EQUIVALENT CIRCUITS IN THE Z*-DOMAIN	78
	V.1. Building Block Analysis of SC-networks	78
	V.2. Four-Port Equivalent Circuits of Passive SC Building Blocks	80
	V.3. Cascading SC Building Blocks	87
	V.4. RC Analogies of SC Networks	94

Chapter VI	FREQUENCY DOMAIN SOLUTIONS OF TWO-PHASE SC NETWORKS	103
Chapter VII	CONCLUSION	113
APPENDIX	115
REFERENCES	118

CHAPTER I

INTRODUCTION

I.1. Why SC Networks?

Rapid advances in MOS integrated circuit technology permit an ever increasing circuit density per silicon chip. So far this technology has been used mainly by the designers of digital systems, although MOS technology allows the implementation of capacitor arrays for use in analog devices as well. Consequently, interests has recently focused on the switched capacitor filters (SC) which comprise only capacitors interconnected by an array of periodically operated switches. This approach can provide the filter functions previously obtained with LC or active-RC filters. With the elimination of resistors (which require a large silicon area, have poor temperature and linearity characteristics and furthermore have temperature coefficients difficult to match with that of capacitors when realized with MOS technology), the use of this technology for the design of analog active filters may soon become feasible.

MOS switches are already available, also toggle switches can be obtained by connecting two MOSFET's as shown in Fig. I.1.

Contrary to the resistors, MOS capacitors, at this moment already have close to ideal characteristics, temperature coefficients may be as low as 10 ppm/C or less, and the loss factor can be kept sufficiently small. Furthermore, the transfer function coefficients of an SC filter are determined by a highly stable clock frequency and capacitor ratios which can be held to very tight tolerances (measured errors of less than 0.2 percent have been achieved). This process of inherent precision and quality is sufficient to meet many filter and system specifications. By applying MOS processing techniques

to SC networks, the realization of the "filter on a chip" may be at hand.




Fig.I.1.

The two gates shown are pulsed with a two phase nonoverlapping clock at a frequency $\omega_c = \frac{2\pi}{T}$.

Another technological alternative is the combination of beam leaded MOS switch arrays with thin-film capacitors deposited on a ceramic substrate to provide a hybrid integrated package resembling presently manufactured hybrid integrated RC active filters. The absence of resistors on the substrate and the presence of only silicon chips (i.e. switches and opamps) and thin film (or chip) capacitors may permit filter packages that are both smaller and less costly than those manufactured with present techniques.

Work on the analysis of periodically switched networks was started several decades ago and general techniques have

been presented for the analysis of switched RLC circuits. The formulation used in these, however is such that they can not be directly applied in the analysis of switched capacitive networks with zero resistances. The including of negligibly small "dummy" resistances to allow their use leads to unnecessarily complex formulation and time consuming calculation. Thus these methods are not appropriate for analysis and design work on switched capacitor filters, where a large amount of simulation is needed to investigate new configurations, to assign elements values and to study effects like those of parasitic capacitances and operational amplifier nonidealities.

As a result, the need has emerged for efficient techniques for the analysis of these networks. But traditional two-port theory can not be directly applied to such circuits. However, by introducing some new concepts it can be shown that, ultimately, classical two-port theory can indeed be used to advantage. After the inclusion of switches, it is demonstrated that in all cases, charge equations similar to Kirchoff's current equations apply except that the storage properties of the capacitors must be taken into account.

This thesis is dealing with analysis techniques of SC networks developed so far and aims to collect all these techniques in a single text while comparing them with each other by using the same notation. In the thesis, some of the examples are from the referred papers while some are new.

I.2. Charge Conservation and Switching

Charge conservation principle on which SC networks are built can be clearly understood by the approach of Tsvividis [1].

Consider a closed surface as in Fig.I.2(a) and let $q(t)$ be the time function representing the charge enclosed by it at time t . Assume there are one or more paths through which charge can be transferred to or from the outside world. Given a time reference t' , $\hat{q}(t)$ is defined as the total charge that has left the surface through these paths, between times t'

and t where $t > t'$. Then charge conservation dictates:

$$\hat{q}(t) \triangleq q(t') - q(t) \quad (I.1)$$

The closed surfaces considered here will include capacitor plates connected to one or more nodes. An example is shown in Fig.I.2(b) for a single node numbered (i) , with the quantities q and \hat{q} defined above denoted by $q^{(i)}$ and $\hat{q}^{(i)}$ respectively. $q^{(i)}$ includes the charge of all capacitor plates enclosed by the surface and will be referred to simply as "the charge on node i ".





Fig.I.2(a) A closed surface containing charge $q(t)$.

Fig.I.2(b) A closed surface containing capacitor plates connected to node (i) .

Now, consider a set of m nodes $I = \{i_1, i_2, \dots, i_m\}$ as in Fig.I.3. And assume that i_1 is the smallest element in I . All nodes in the set are assumed to be simultaneously connected through switches, which are initially all open and close at time t_m .




Fig.I.3. Several nodes connected through switches.

A charge conservation equation corresponding to Eq.(I.1) can be written for the greater surface enclosing all nodes, indicated by the broken line in Fig.I.3. If t_m^- indicates "the instant immediately before switching" then, using $t'=t_m^-$, we have

$$\sum_{i \in I} \hat{q}^{(i)}(t) = \sum_{i \in I} q^{(i)}(t_m^-) - \sum_{i \in I} q^{(i)}(t) \quad (I.2)$$

The above equation is valid even if some or all of the switches in Fig.I.3 have been closed before t_m^- .

The formulation (I.2) is equivalent to the Kirchoff's charge law which is

$$\sum_{k \in \text{cut-set}} \hat{q}_k(t) = 0 \quad (I.3)$$

Equation (I.3) is in fact an axiom of circuit theory.

Axiom: The Kirchoff's current law (KCL) requires that the net charge transferred between t_m^- and t to any node should be zero.

$$\underline{A} \cdot \underline{\hat{q}}(t) = 0 \quad (I.4)$$

where \underline{A} is the reduced incidence matrix of the SC network and the vector $\underline{\hat{q}}(t)$ consists of the charges in the switches \hat{q}_s , the charges in the independent voltage sources \hat{q}_u , the charges of the charge sources \hat{q}_w , the charges of the controlled branches of VCVS, QCQS and QCVS's and the controlling branches of QCQS \hat{q}_D and the charges of the capacitor \hat{q}_c or explicitly

$$\underline{\hat{q}}(t) = \begin{bmatrix} \hat{q}_c \\ \hat{q}_s \\ \hat{q}_u \\ \hat{q}_D \\ \hat{q}_w \end{bmatrix} \quad (I.5)$$

where the variable $\hat{q}_k(t)$ is the net charge which has been transferred in branch k between the end t_m^- of time slot Δ_{m-1}

and the present time instance t of $\Delta_m \triangleq (t_m, t_{m+1}]$.

This choice of charge variable may not seem very straightforward in this sense that it assumes a different time reference for each time slot. Thus $\hat{q}_k(t)$ will usually have jumps at the switching instances t_m . This choice however makes the equations more transparent and does not introduce any loss of generality.

The closure of the switches will impose a set of equations called node voltage equalities. If $v^{(i)}(t)$ denotes the voltage between node i and ground, the $m-1$ equations are in the form:

$$v^{(i_1)}(t) - v^{(i_j)}(t) = 0, \quad i_j \in I, \quad j \neq 1 \quad (\text{I.6})$$

Before going into analysis techniques some preliminary assumptions and definitions are needed for the switches.

Assumption: It will be assumed that the switches of the SC networks are all of the "on-off" type. Any other type of switch can easily be represented by a combination of appropriately timed on-off switches which are closed and opened in an arbitrary fashion, not necessarily simultaneously.

Definition: A time instant t_m is a "switching time" if and only if at least one switch in the network changes state at $t=t_m$.

From the above definition it follows that the topology of the network will be fixed between any two consecutive switching times, e.g. in the intervals of the form $(t_m, t_{m+1}]$.

C H A P T E R II


THE TIME DOMAIN ANALYSIS OF LINEAR MULTIPHASE SC NETWORKS

In this chapter, the time domain analysis methods of linear multiphase SC networks will be given. At the end of this chapter, the same example will be solved by each of these methods. First, the components of SC networks are introduced.

II.1. SC-Network Components

From a practical point of view a switched capacitor network is any network with op-amps, capacitors (C), switches (S) and voltage sources (VS) where the amplification of the op-amps is frequency independent; moreover there are no resistors nor parasitic resistances in the components Fig.II.1(b). The switches are controlled by T-periodic Boolean clock signals $\phi_i(t)$, i.e., $\phi_i(t+T)=\phi_i(t)$. If $\phi_i(t)=0$ (resp. $\phi_i(t)=1$) all the switches which are controlled by the clock ϕ_i are open (resp. closed) Fig.II.1(a). The time is partitioned into time slots $\Delta_m \triangleq (t_m, t_{m+1}]$ such that the clock signals (and hence the network) do not vary in Δ_m .

Each period has N time slots. The union of the time slots $\Delta_k, \Delta_{k+N}, \Delta_{k+2N}, \dots$ is called phase k. All time slots of the phase k have the same duration and the clock values are the same i.e., $\phi_i(t)=\phi_{ik}$ for all t in phase k (where ϕ_{ik} is the value of the i th switch in phase k). Although a major part of the realizations only uses two phases [4,5,8], the derivations are for an arbitrary number of N phases. This is not just for mathematical generality but in order to be able to handle design techniques which use many phases.



The timing instances and phases of an N-phase SC network
Fig.II.1.a




Fig.II.1.b. SC-Network Components.

II.2. An Introductory Example

In order to illustrate the signal processing mechanism which occur in SC networks and analysis techniques consider the simple "RC low pass" circuit below. (x)




Fig.II.2(a)




Fig.II.2(b)

During the odd phase, i.e. for all t in the odd time slots Δ_{2i+1} $i=0,1,2,\dots$ the switch controlled by ϕ is closed and that controlled by $\bar{\phi}$ is open. Thus for all times t in Δ_{2i+1} the network equations are:

$$e(t)+v(t)=u(t) \quad (\text{KVL}) \quad (\text{II.1})$$

$$C_1 e(t)+C_2 v(t)= -C_1 e(t_{2i+1}^-)+C_2 v(t_{2i+1}^-) \quad (\text{KQL for node A})$$

here t_m^- denotes the time instant just before the switching instant t_m .

During the even phase i.e. for all t in Δ_{2i} , $i=1,2,\dots$ the network equations are:

$$e(t)=0 \quad (\text{KVL}) \quad (\text{II.2})$$

$$v(t)=v(t_{2i}^-) \quad (\text{KQL for node A})$$

) It will be clear in later chapters, why such a circuit is called a low pass circuit. (See page 77, chapter IV).

By eliminating $e(t)$ in both equations

$$7v(t) = 5v(t_{2i+1}^-) + 2u(t) \quad t \in \Delta_{2i+1} \quad (\text{II.3.a})$$

$$v(t) = v(t_{2i}^-) \quad t \in \Delta_{2i} \quad (\text{II.3.b})$$

is obtained.

At this point some important observations can be made which extend to general SC circuits.

First the response " $v(t)$ " satisfies different equations according to the phase. Second the equations are linear and third the response in any time slot depends on its value $v(t_m^-)$ at the end of the previous time slot and on the actual value of the input $u(t)$.

The equations (II.3) contain the sampled data and the continuous I-O (input-output) coupling effect. The sampled data effect is present in the even and odd phase but the continuous I-O coupling is only present in the odd phase.

This follows immediately from the topology of the circuit since only in odd phase there is a loop of the input and output branch.

In order to decompose these effects call the value at the end t_{m+1}^- of time slot Δ_m :

$$u_m \hat{=} u(t_{m+1}^-), \quad v_m \hat{=} v(t_{m+1}^-) \quad (\text{II.4})$$

By substituting $t = t_{2i+2}^-$ in Eq. (II.3.a) and $t = t_{2i+1}^-$ in Eq. (II.3.b)

$$\begin{aligned} 7v_{2i+1} &= 5v_{2i} + 2u_{2i+1} \\ v_{2i} &= v_{2i-1} \end{aligned} \quad (\text{II.5})$$

is obtained.

After elimination of the even values v_{2i} , a constant difference equation of values one full period apart results:

$$7v_{2i+1} - 5v_{2i-1} = 2u_{2i+1} \quad (\text{II.6})$$

The values of the output at other instants of the time slot Δ_m are characterized in terms of new variables as follows:

$$v^*(t) \triangleq v(t) - v_m, \quad u^*(t) \triangleq u(t) - u_m \quad t \in \Delta_m \quad (\text{II.7})$$





Substituting II.4, II.5, II.7 into II.3, the equations for the continuous I-0 coupling between u^* and v^* are obtained.

$$\begin{aligned} 7v^*(t) &= 2u^*(t), & t \in \Delta_{2i+1} \\ v^*(t) &= 0, & t \in \Delta_{2i} \end{aligned} \quad (\text{II.8})$$

In Fig. II.3, the decomposition (II.7) of the input and output into a part $u'(t) \triangleq u_m$, $v'(t) \triangleq v_m$, $t \in \Delta_m$ which is constant in each time slot and the remainder $u^*(t)$ and $v^*(t)$ which is zero at the end of each time slot, is shown.

The equations (II.5-8) give the input-output relationship for the piecewise-constant part and the input-output continuous coupling. The continuous I-0 coupling is only a periodic scaling of the signals which can be easily computed and as in this example this contribution is usually small. The computation of the sampled data effect requires the solution of a set of difference equations (II.5) or (II.6), which can be solved in time domain via discrete time impulse responses or in z-domain. This techniques are further explained in later chapters. (See chapter III and IV)

The above equations have been obtained by using the charge conservation concept explained in chapter I and the KVL. Any SC network can be analyzed by this concept in mind. But more complicated SC networks will be solved by the methods of II.3, II.4, II.5 and II.6 built on the charge conservation principle.



output
FIG. II.3.

II.3. Tableau Method

The basic signal processing mechanisms which occur in a SC network are first the charge redistribution between two consecutive phases and second the effects of the variations of inputs during the phases.

In order to describe those effects easily the variables $v_k(t)$ and $\hat{q}_k(t)$ are chosen for each branch. The variable $v_k(t)$ is the voltage in the branch k at the present time instant t of some time slot Δ_m . The variable $\hat{q}_k(t)$ has been already explained on page 5.

The constitutive equations of the uncontrolled components shown in Fig.II.1(a) at a time instant t of Δ_m are then:

$$\begin{aligned}
 C : \hat{q}_c(t) - C[v_c(t) - v_c(t_m^-)] &= 0 \\
 S : \bar{\phi}_m \hat{q}_s(t) + \phi_m v_s(t) &= 0 \quad t \in \Delta_m \quad (II.9) \\
 VS : v_u(t) &= u(t) \\
 QS : \hat{q}_w(t) &= w(t)
 \end{aligned}$$

where \bar{x} denotes the complement of the Boolean variable x and $u(t)$ and $w(t)$ are given source waveforms. By labelling the variables of the controlling port by v_o and \hat{q}_o and those of the controlled port by v and \hat{q} the constitutive equations of the controlled sources are:

$$\begin{aligned}
 VCVS : \quad \hat{q}_o(t) &= 0 \quad , \quad v(t) - Kv_o(t) = 0 \\
 VCQS : \quad \hat{q}_o(t) &= 0 \quad , \quad \hat{q}(t) - Kv_o(t) = 0 \quad (II.10) \\
 QCVS : \quad v_o(t) &= 0 \quad , \quad v(t) - K\hat{q}_o(t) = 0 \\
 QCQS : \quad v_o(t) &= 0 \quad , \quad \hat{q}(t) - K\hat{q}_o(t) = 0
 \end{aligned}$$

$$\text{OP-amp:} \quad v_1 = v_2, \quad \hat{q}_1 = \hat{q}_2 = 0$$

Three important observations can be made directly from the above constitutive equations:

- 1) All components are described by linear equations,
- 2) Only the capacitors introduce dynamic actions in the circuit by memorizing in each time slot Δ_m the value of the voltage at the end t_m^- of the previous time slot,
- 3) The periodic clocking of the switches introduces periodicity in the circuit.

Now, let's define $\hat{q}(t)$ and $v(t)$ as the vectors representing the branch charges and the voltages at time instant t .

Then the constitutive equations of all the components can be brought together in the matrix form at any instant t of Δ_m as:

$$\underline{M}_m \hat{q}(t) + \underline{P}_m v(t) - \underline{R}v(t_m^-) = \underline{s}(t) \quad (\text{II.11})$$

where $\underline{s}(t)$ contains all the input voltage or charge waveforms $u(t)$ and $w(t)$.

Each uncontrolled elements contributes one equation to (II.11) and controlled elements contributes two equations to (II.11) (II.11) is general in that it may include multi-terminal elements.

KVL requires that the voltages $v(t)$ in the branches are equal to the difference of the node voltages at the terminals of the branches or

$$\underline{A}^T \underline{v}_N(t) - \underline{v}(t) = 0 \quad (\text{II.12})$$

where \underline{A}^T is the transpose of the reduced incidence matrix \underline{A} and $\underline{v}_N(t)$ is the node to ground voltages at time t of Δ_m .

Then an important theorem follows:

Theorem II.1. Given an arbitrary switched capacitor network with reduced incidence matrix \underline{A} and where \underline{M}_m , \underline{P}_m , \underline{R} and $\underline{s}(t)$ characterize the components and the input waveforms in time slot Δ_m , the response $\underline{v}_N(t)$, $\hat{q}(t)$ and $v(t)$ at time instant t of Δ_m satisfies the tableau equations:

$$\begin{bmatrix} \underline{0} & \underline{A} & \underline{0} \\ \underline{A}^T & \underline{0} & -\underline{I} \\ \underline{0} & \underline{M}_m & \underline{P}_m \end{bmatrix} \begin{bmatrix} \underline{v}_N(t) \\ \underline{\hat{q}}(t) \\ \underline{v}(t) \end{bmatrix} = \begin{bmatrix} \underline{0} \\ \underline{0} \\ \underline{R} \end{bmatrix} \underline{v}(t_m^-) + \begin{bmatrix} \underline{0} \\ \underline{0} \\ \underline{S}(t) \end{bmatrix} \quad (\text{II.13})$$

or in short

$$\underline{F}_m \underline{x}(t) = \underline{G}_m \underline{x}(t_m^-) + \underline{r}(t) \quad (\text{II.14})$$

where $\underline{r}(t) = \begin{bmatrix} \underline{0} \\ \underline{0} \\ \underline{S}(t) \end{bmatrix}$ is input waveform vector and

$$\underline{G}_m = \begin{bmatrix} \underline{0} \\ \underline{0} \\ \underline{R} \end{bmatrix}$$

Proof: The equations (II.13) or (II.14) can be obtained by putting the KQL (I.4), the KVL (II.12) and constitutive equations (II.11) into one matrix form.

As stated by Chua and Lin [6] the importance of the tableau equations is that any general topological method of circuit analysis (loop, hybrid, modified nodal or state variable analysis) can be obtained by a preliminary Gauss elimination of certain variables in Eq.(II.13). Unlike other topological equation formulation algorithms [1], it is a trivial matter to program the tableau equations. Although, the size of tableau matrix is considerably larger than that of the matrices with some variables eliminated, the tableau matrix is much sparser. Because of this sparsity, the tableau equations with all variables may be solved much faster than its reduced versions.

For computer implementations a good compromise has to be chosen between simplicity of formulation of the equations and the size of the resulting equations. With the mixed-nodal tableau (Modified Nodal Analysis [2,3]) formulation, it is possible to preserve sparsity while eliminating a considerable

number of variables.

The other reason for deriving tableau equations for a SC network, is that the structure of these equations allows immediately to see how the signals are processed in the network. It is seen that the input $\underline{r}(t)$ and the output $\underline{x}(t)$ are related by linear equations. Because of the absence of derivatives of the variables in this equations (II.14), there is no continuous-time dynamic action in a switched capacitor circuit. The dynamic action is however due to a discrete time memorization of the value of certain voltages at the end of the previous time slot.

Since the matrices $\underline{M}_{\approx m}$ and $\underline{P}_{\approx m}$ depend on m but also are periodic or $\underline{M}_{\approx m+1N} = \underline{M}_{\approx m}$ and $\underline{P}_{\approx m+1N} = \underline{P}_{\approx m}$ (where N is the number of phases), the waveforms in SC network can be computed by a solution of a periodic set of linear difference equations.

Before going into the domain signal processing mechanism in SC networks, the modified nodal analysis methods, the approach of Lin, will be given in the following sections.

II.4. Modified Nodal Analysis Using Composite Branches

Before going into the analysis method, it will be convenient to give the following theorem.

Theorem II.2. In general SC networks can be considered as linear resistive circuits for any subinterval of the period T .

Proof: Consider each branch "k" of the circuit as being characterized by a voltage-charge relation $[v_k(t), \hat{q}_k(t)]$.

With this characterization, KVL and KQL still hold, i.e.

$$\sum_{k \in \text{loop}} v_k(t) = 0 \quad \text{and} \quad \sum_{k \in \text{cut-set}} \hat{q}_k(t) = 0 \quad (\text{II.16})$$

For a capacitor, its branch characteristics is now given by

$$\hat{q}_c(t) = C [v_c(t) - v_c(t_m^-)] \quad (\text{II.17})$$

which is represented by an equivalent composite "resistive" (x)

(x) Here, resistive is used to mean that the charge $\hat{q}_c(t)$ is related to the voltage $[v_c(t) - v_c(t_m^-)]$ by a constant multiplier.

element with conductance equal to C as shown in Fig.II.4(b).

For an ideal switch when the switch is thrown from closed to open,

$$\hat{q}_s(t)=0 \quad \text{for } t \in \text{"open"} \text{ subinterval} \quad (\text{II.18})$$

When the switch is thrown from open to closed $\hat{q}_s(t)$ is finite and the voltage across the switch is

$$v_s(t)=0 \quad \text{for } t \in \text{"closed"} \text{ subinterval} \quad (\text{II.19})$$

The independent current $J_s(t)$ is now represented by a "charge" source.

$$\hat{q}_w(t) = W(t) \quad (\text{II.20})$$

Where as the independent voltage source $u(t)$ is the same as before.

For the controlled sources and multi-terminal elements, the new branch characteristics and the controlling relations remain the same with each branch current replaced by the branch charge.

From the above, it is concluded that the original switched capacitor circuit is transformed into a "resistive" circuit in voltage-charge domain with the same circuit topology.





Fig.II.4(a) A capacitor. Fig.II.4(b) "Resistive" equivalent.

There exists several efficient analysis methods for resistive circuits. The classical nodal method is perhaps the

simplest and easiest to implement on computers for solving linear resistive circuits containing independent current sources and VCCS as the only sources. For the "resistive" circuit under consideration, one must convert the independent voltage sources into their Norton equivalent current sources, and VCVS's and CCCS's into equivalent VCCS's before the nodal method can be applied. This conversion usually involves additional programming effort. To overcome this shortcoming, the modified nodal analysis method [7] is adapted to SC networks by Liou and Kuo [4] using the concept of composite branch [6].


Analysis Procedure:

Let the SC circuit be connected with $(n+1)$ nodes and b composite branches as shown in Fig.II.5. Each composite branch is made of a two-terminal element b_k , a voltage source $\xi_k(t)$ and a composite charge source $Z_k(t)$. For a "resistive" branch (corresponding to a capacitor in the original circuit), $\hat{q}_k(t) = C_k \hat{v}_k(t)$ where $\hat{v}_k(t) = [v_{ck}(t) - v_{ck}(t_m^-)]$ and $\xi_k(t) = v_{ck}(t_m^-)$.

For an independent voltage source branch $\hat{v}_k(t) = 0$ and $\xi_k(t) = E_{sk}(t)$. For a voltage-controlled voltage source, $\hat{v}_k(t) = 0$ and $\xi_k(t)$ is some linear combination of other branch voltages $v_k(t)$ and independent voltage sources $E_{sk}(t)$'s.

Independent charge sources $\hat{W}_{sk}(t)$ may be combined to form the composite charge source $Z_k(t)$. Any charge controlled charge source can be represented by the composite charge source $Z_k(t)$ and/or the two-terminal element b_k . The two-terminal element b_k can be either a linear resistor with resistance $R_k = \frac{1}{C_k}$ or a voltage controlled charge source that depends linearly on the voltage of another resistor. Observe that a charge controlled charge source which depends linearly on the charge of another resistor can be replaced by an equivalent voltage-controlled charge source. In particular, if $\hat{q}_k = \beta_{kj} \hat{q}_j$ is the terminal charge of the controlled charge source b_k , where \hat{q}_j is the charge of resistor b_j with resistance $R_j = 1/C_j$, then one can replace this controlled source with a voltage controlled charge source with terminal charge $\hat{q}_k = \beta_{kj} \hat{v}_j$,

where $g_{kj} = \beta_{kj} / R_j$. Consequently, the modified nodal analysis formulation could allow both voltage- and charge-controlled charge sources.



$$k = 1, 2, \dots, b$$

$$i, j = 0, 1, 2, \dots, n$$

Fig.II.5. A "resistive" equivalent composite branch of a switched capacitor circuit element.

Define the charge vectors as:

$$\tilde{q}' \triangleq \begin{bmatrix} \hat{q}'_1 \\ \hat{q}'_2 \\ \vdots \\ \hat{q}'_b \end{bmatrix} \quad \tilde{q} \triangleq \begin{bmatrix} \hat{q}_1 \\ \hat{q}_2 \\ \vdots \\ \hat{q}_b \end{bmatrix} \quad \underline{z} \triangleq \begin{bmatrix} Z_1 \\ Z_2 \\ \vdots \\ Z_b \end{bmatrix} \quad (\text{II.21})$$

Let \tilde{q} be partitioned into two subvectors as

$$\tilde{q} = \begin{bmatrix} \tilde{q}_a \\ \tilde{q}_b \end{bmatrix}$$

where \tilde{q}_b corresponds to the charge vector associated with the charges in the voltage sources, including all the independent and controlled sources and \tilde{q}_a corresponds to the remaining charges.

Define the voltage vectors as:

$$\tilde{v} \triangleq \begin{bmatrix} v_1 \\ v_2 \\ \vdots \\ v_b \end{bmatrix} \quad \hat{v} \triangleq \begin{bmatrix} \hat{v}_1 \\ \hat{v}_2 \\ \vdots \\ \hat{v}_b \end{bmatrix} \quad \underline{\epsilon} \triangleq \begin{bmatrix} \epsilon_1 \\ \epsilon_2 \\ \vdots \\ \epsilon_b \end{bmatrix} \quad (\text{II.22})$$

Let node 0 be the datum node, and denote by $\underline{v}_N = [v_{N1}, v_{N2}, \dots, v_{Nn}]^T$ the node-to-datum voltage vector and by \underline{A} the $n \times b$ reduced incidence matrix obtained from the complete incidence matrix by deleting the row corresponding to the datum node, clearly, $\underline{v} = \underline{A}^T \underline{v}_N$.

Then partition all the voltage vectors in Eq.(II.22) and \underline{A} in the same manner as in \hat{q} . i.e.,

$$\underline{v} = \begin{bmatrix} \underline{v}_a \\ \underline{v}_b \end{bmatrix} \quad \hat{\underline{v}} = \begin{bmatrix} \hat{\underline{v}}_a \\ \hat{\underline{v}}_b \end{bmatrix} \quad \underline{\xi} = \begin{bmatrix} \underline{\xi}_a \\ \underline{\xi}_b \end{bmatrix} \quad \underline{A} = \begin{bmatrix} \underline{A}_a & \underline{A}_b \end{bmatrix}$$

The KQL equation for the circuit is given by

$$\underline{A} \hat{\underline{q}} = \underline{A} (\hat{\underline{q}} - \underline{Z}) = \underline{0} \quad (II.23)$$

With the above described partitioning, (II.23) can be rewritten as

$$\begin{bmatrix} \underline{A}_a & \underline{A}_b \end{bmatrix} \begin{bmatrix} \hat{\underline{q}}_a \\ \hat{\underline{q}}_b \end{bmatrix} = \underline{A} \underline{Z} \quad (II.24)$$

Where $\hat{\underline{q}}_a$ is related to $\hat{\underline{v}}_a$ by the branch-admittance matrix \underline{Y}_a which always exists as the result of the partitioning procedure, i.e.,

$$\hat{\underline{q}}_a = \underline{Y}_a \hat{\underline{v}}_a \quad (II.25)$$

On the other hand, $\hat{\underline{v}}_a$ can be expressed as

$$\hat{\underline{v}}_a = \underline{v}_a - \underline{\xi}_a = \underline{A}_a^T \underline{v}_N - \underline{\xi}_a \quad (II.26)$$

Substituting (II.26) and (II.25) into (II.24)

$$\begin{bmatrix} \underline{A}_a \underline{Y}_a \underline{A}_a^T & \underline{A}_b \end{bmatrix} \begin{bmatrix} \underline{v}_N \\ \hat{\underline{q}}_b \end{bmatrix} = \underline{A}_a \underline{Y}_a \underline{\xi}_a + \underline{A} \underline{Z} \quad (II.27)$$

is obtained.

Eq.II.27 is a set of n equations in n node-to-datum voltages \underline{v}_N and the charges \hat{q}_b in all the independent and controlled voltage sources. Denote the number of these voltage sources by b_1 . The branch relations of these b_1 elements are given by (x)

$$\underline{K} \begin{bmatrix} \underline{v}_a \\ \underline{v}_b \end{bmatrix} \approx \underline{H} \underline{E}_S \quad \text{or} \quad \underline{K} \underline{A}^T \underline{v}_N \approx \underline{H} \underline{E}_S \quad (\text{II.28})$$

Where $\underline{E}_S(t)$ (or $\underline{u}(t)$) is the independent voltage source vector of dimension $(1 \times 1) \hat{=} [E_{S1}(t), E_{S2}(t), \dots, E_{S1}(t)]^T$, \underline{K} and \underline{H} are real constant matrices of dimensions $(b_1 \times b)$ and $(b_1 \times 1)$ resp.

Let $\hat{\underline{W}}_S(t)$ be the independent "charge" source vector of dimension $(m \times 1)$, i.e., $\hat{\underline{W}}_S(t) = [\hat{W}_{S1}(t), \dots, \hat{W}_{Sm}(t)]^T$ and $\underline{v}_C(t_m^-)$ be the initial capacitor voltage vector of dimension $(M \times 1)$, i.e., $\underline{v}_C(t_m^-) = [v_{C1}(t_m^-), \dots, v_{CM}(t_m^-)]^T$. Without loss of generality, it is assumed that the "resistive" branches (corresponding to the M capacitors) are numbered first, then(xx)

$$\underline{\xi}_a = \begin{bmatrix} \underline{I}_M \\ \underline{0} \end{bmatrix} \underline{v}_C(t_m^-) \quad (\text{II.29})$$

and

$$\underline{A} \underline{Y}_a \underline{\xi}_a = \underline{A} \underline{Y}'_a \underline{v}_C(t_m^-) \quad (\text{II.30})$$

where \underline{Y}'_a is obtained from \underline{Y}_a by retaining only the first M columns.

Also, since \underline{Z} is a linear combination of $\hat{W}_{sk}(t)$'s, then

$$\underline{A} \underline{Z} = \underline{A} \underline{W}_S(t) \quad (\text{II.31})$$

where \underline{A}_W is a real matrix of dimension $(n \times m)$ which is a sort of reduced incidence matrix involving only the independent charge source branches.

(x) Note that all the controlled sources are voltage controlled.

(xx) \underline{I}_M is the unit matrix of dimension M .

Combining (II.27) and (II.28) and using (II.30) and (II.31) one obtains (n+b) modified nodal equations:

$$\begin{bmatrix} \underline{A} \underline{Y} \underline{A}^T & \underline{A} \\ \underline{K} \underline{A}^T & \underline{0} \end{bmatrix} \begin{bmatrix} \underline{v}_N \\ \underline{\hat{g}}_b \end{bmatrix} = \begin{bmatrix} \underline{A} \underline{Y}' \\ \underline{0} \end{bmatrix} \underline{v}_c(t_m^-) + \begin{bmatrix} \underline{0} & \underline{A}_w \\ \underline{H} & \underline{0} \end{bmatrix} \begin{bmatrix} \underline{E}_s(t) \\ \underline{\hat{W}}_s(t) \end{bmatrix} \quad (\text{II.32})$$

In (II.32), the submatrix $\underline{A} \underline{Y} \underline{A}^T$ is the node admittances matrix excluding the contributions due to all the voltage sources.

Equation (II.32) can be solved (x) to obtain

$$\underline{v}_N(t) = \underline{F}' \underline{v}_c(t_m^-) + \underline{G}' \underline{s}(t) \quad (\text{II.33})$$

where

$$\underline{s}(t) = \begin{bmatrix} \underline{E}_s(t) \\ \underline{\hat{W}}_s(t) \end{bmatrix}$$

Then,

$$\underline{v}_c(t) = \underline{A}^T \underline{v}_N(t) = \underline{F} \underline{v}_c(t_m^-) + \underline{G} \underline{s}(t), \quad t \in \Delta_m \quad (\text{II.34})$$

where \underline{A}_c is obtained from \underline{A} by deleting last b-M columns which do not correspond to the M capacitor branches and $\underline{F}_m \triangleq \underline{A}_c^T \underline{F}'$,

$$\underline{G}_m \triangleq \underline{A}_c^T \underline{G}'.$$

Equation (II.34) is the state equations of the SC network.

The output equation (the output voltage vector $\underline{y}(t)$) is obtained in a similar manner, i.e.,

$$\underline{y}(t) = \underline{A}_o \underline{v}_N = \underline{\hat{C}} \underline{v}_c(t_m^-) + \underline{\hat{D}} \underline{s}(t) \quad \text{for } t \in \Delta_m \quad (\text{II.35})$$

where \underline{A}_o is the connection matrix relating \underline{v}_n to \underline{y} , and $\underline{\hat{C}}_m \triangleq \underline{A}_o \underline{F}_m$ and $\underline{\hat{D}}_m \triangleq \underline{A}_o \underline{G}_m$.

(x) See the solvability problem section.

Remarks: Eq.(II.35) is the state equation of the circuit, which doesn't involve the time derivatives of the state vectors. The state vector in a subinterval depends linearly on the input source vector in the same subinterval and on the final value of the state vector (which consists of the capacitor voltages) in the preceding subinterval.

The output formulation (II.35) is unique since \underline{A}_0 is unique (if the circuit is completely solvable).

Since the circuit is "resistive" and, $\underline{v}_c(t)$ and $\underline{s}(t)$ completely determine any voltage in the circuit then the output voltage vector can be expressed as

$$\underline{y}(t) = \underline{C}_m \underline{v}_c(t) + \underline{D}_m \underline{s}(t) \quad \text{for } t \in \Delta_m \quad (\text{II.36})$$

When Eq.(II.34) is substituted into Eq.(II.36) and the result is compared with Eq.(II.35), $\underline{\hat{C}}_m = \underline{C}_m \underline{F}_m$ and $\underline{\hat{D}}_m = \underline{C}_m \underline{G}_m + \underline{D}_m$ are obtained.

II.5. Modified Nodal Analysis Using Stamps

As explained in page, MNA equations are intermediate to the tableau and nodal equations. They are much more compact than the tableau, but retain its properties of sparsity, generality and ease of formulation. Liou and Kuo analyzed the SC networks by adapting MNA method as explained in the previous section. Their approach requires only to convert the SC network into its resistive equivalent in the subinterval. In this case, obviously some switches are on and the remaining ones are off.

However, in [2], the switches have also been considered as elements which have constitutive equations as in Eq.(II.9). And MNA equations have been obtained by adding some constitutive equations of the switches and all the voltage sources. In [2], the stamps "contribution" in Fig.II.6 of the different components of a SC network to the MNA equations are used for the direct link with the computer implementation.

Now the method in [2] will be described.

Theorem II.3. A linear T-periodic SC network containing ideal switches, capacitors, independent voltage and charge sources (VC and QS) and four type of dependent sources (VCVS, VCQS, QCQS, QCVS) is described in time domain by the equations

$$\begin{bmatrix} \underline{H}_{\approx k} & \underline{L}_{\approx k} \\ \underline{M}_{\approx k} & \underline{R}_{\approx k} \end{bmatrix} \begin{bmatrix} \underline{v}_N(t) \\ \underline{\hat{q}}(t) \end{bmatrix} = \begin{bmatrix} \underline{P}_{\approx k} \underline{v}_N(t_{k+1N}^-) \\ \underline{0} \end{bmatrix} + \begin{bmatrix} \underline{W}(t) \\ \underline{u}(t) \end{bmatrix}, t \in \Delta_{k+1N} \quad (\text{II.37})$$

where $\underline{v}_N(t)$ is the node voltage variables (except the reference voltage). $\underline{\hat{q}}(t)$ consists of the charges in the switches $\underline{\hat{q}}_S$, the charges in the independent voltage sources $\underline{\hat{q}}_U$, the charges of the controlled branches of VCVS, QCQS and QCVS's and the controlling branches of QCQS $\underline{\hat{q}}_D$. $\underline{W}(t)$ consists of the charge sources and $\underline{u}(t)$ is the voltage source vector.

Proof: The charges $\underline{W}(t)$ injected in the nodes between t_{k+1N}^- and $t \in \Delta_{k+1N}$ is equal to the net charge flowing away from this node in the other branches.

$$\underline{H}_{\approx k} \underline{v}_N(t) - \underline{P}_{\approx k} \underline{v}_N(t_{k+1N}^-) + \underline{L}_{\approx k} \underline{\hat{q}}(t) = \underline{W}(t) \quad (\text{II.38})$$

The identification of $\underline{H}_{\approx k}$, $\underline{L}_{\approx k}$, $\underline{R}_{\approx k}$, $\underline{M}_{\approx k}$, $\underline{P}_{\approx k}$ matrices is given by using the method in [7]. The following procedure is given for the case in which dependent sources are only of VCVS type.

Procedure: Partition the KQL equations (I.4) as:

$$\begin{bmatrix} \underline{A}_{\approx c} & \underline{A}_{\approx s} & \underline{A}_{\approx u} & \underline{A}_{\approx d} & \underline{A}_{\approx w} \end{bmatrix} \begin{bmatrix} \underline{\hat{q}}_c \\ \underline{\hat{q}}_s \\ \underline{\hat{q}}_u \\ \underline{\hat{q}}_d \\ \underline{\hat{q}}_w \end{bmatrix} = \underline{0} \quad (\text{II.39})$$

then

$$\underline{A}_{\approx c} \underline{\hat{q}}_c + \underline{A}_{\approx s} \underline{\hat{q}}_s + \underline{A}_{\approx u} \underline{\hat{q}}_u + \underline{A}_{\approx d} \underline{\hat{q}}_d + \underline{A}_{\approx w} \underline{\hat{q}}_w = \underline{0} \quad (\text{II.40})$$

where $\underline{A}_{\approx k}$ is obtained from the reduced incidence matrix \underline{A} by

deleting the columns which do not correspond to the k branches.

With the constitutive equations (II.9) and (II.10) in mind, assume that the network contains r dependent voltage sources and the voltages of the dependent sources can be expressed as linear combinations of the controlling node voltages as

$$\underline{v}_D(t) = \underline{D}_e \underline{v}_N(t) \quad (II.41)$$

where $\underline{v}_D(t) = [v_D^{(1)}(t) \quad v_D^{(2)} \quad \dots \quad v_D^{(r)}(t)]^T$ and \underline{D}_e is rxn matrix of the controlling node voltage coefficients (n is the number of nodes except the reference node) and $v_D^{(i)}(t)$ is the voltage of the i th dependent source.

Now substitute the constitutive equation of the capacitor in Eq.(II.9) into Eq.(II.40) to obtain

$$\underline{A}_{\underline{s}} \hat{\underline{q}}_{\underline{s}} + \underline{A}_{\underline{u}} \hat{\underline{q}}_{\underline{u}} + \underline{A}_{\underline{c}} \underline{C} \underline{v}_{\underline{c}}(t) - \underline{A}_{\underline{c}} \underline{C} \underline{v}_{\underline{c}}(t_m^-) + \underline{A}_{\underline{D}} \hat{\underline{q}}_{\underline{D}}(t) = -\underline{A}_{\underline{w}} \underline{W}(t) \quad (II.42)$$

KVL equations require:

$$\underline{A}_{\underline{c}}^T \underline{v}_N(t) = \underline{v}_{\underline{c}}(t) \quad (II.43.a)$$

$$\underline{A}_{\underline{u}}^T \underline{v}_N(t) = \underline{v}_{\underline{u}}(t) \quad (II.43.b)$$

$$\underline{A}_{\underline{s}}^T \underline{v}_N(t) = \underline{v}_{\underline{s}}(t) \quad (II.43.c)$$

$$\underline{A}_{\underline{D}}^T \underline{v}_N(t) = \underline{v}_{\underline{D}}(t) \quad (II.43.d)$$

Substituting Eq.(II.41) into Eq.(II.43.d) the constitutive equation of VCVS

$$(\underline{A}_{\underline{D}}^T - \underline{D}_e) \underline{v}_N(t) = \underline{0} \quad (II.44)$$

is obtained.

The constitutive equation of the switch holds iff

$$\underline{\phi}^T \hat{\underline{q}}_{\underline{s}} = \hat{\underline{q}}_{\underline{s}} \quad \text{and} \quad \underline{\phi}^T \underline{v}_{\underline{s}} = \underline{v}_{\underline{s}} \quad \text{or explicitly}$$

$$\underline{\phi} \hat{\underline{q}}_{\underline{s}} + \underline{\phi} \underline{v}_{\underline{s}} = \underline{0} \iff \underline{\phi}^T \hat{\underline{q}}_{\underline{s}} = \hat{\underline{q}}_{\underline{s}} \quad \text{and} \quad \underline{\phi}^T \underline{v}_{\underline{s}} = \underline{v}_{\underline{s}}. \quad (II.45)$$

The validity of Eq.(II.45) is easily seen by evaluating the expressions for $\phi=1$ and $\phi=0$.

The constitutive equation of the switch can be rewritten by using Eq.(II.43.c) as

$$\hat{\phi} \hat{q}_s + \phi \frac{A^T}{s} v_N(t) = 0 \quad (II.46)$$

By substituting Eq.(II.45) and Eq.(II.43.a) into Eq.(II.42)

$$\frac{A}{s} \phi^T \hat{q}_s + A \hat{q}_u + A \frac{CA^T}{s} v_N(t) - A \frac{CA^T}{s} v_N(t_{k+1N}^-) + A \hat{q}_D(t) = -A \hat{W}(t) \quad (II.47)$$

is obtained.

The constitutive equation of the independent voltage source is given by the Eq.(II.43.a) as

$$\frac{A^T}{s} v_N(t) = v_u(t) = u(t) \quad (II.48)$$

By combining all the equations (II.44), (II.46), (II.47), (II.48) in a matrix form:

$$\begin{bmatrix} \frac{A}{s} \frac{CA^T}{s} & \frac{A}{s} \phi^T & A & A \\ \phi \frac{A^T}{s} & \phi & 0 & 0 \\ \frac{A}{s} & 0 & 0 & 0 \\ \frac{A^T}{s} - D & 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} v_N \\ \hat{q}_s \\ \hat{q}_u \\ \hat{q}_D \end{bmatrix} = \begin{bmatrix} \frac{A}{s} \frac{CA^T}{s} v_N(t_{k+1N}^-) \\ 0 \\ 0 \\ 0 \end{bmatrix} + \begin{bmatrix} -A \hat{W}(t) \\ 0 \\ u(t) \\ 0 \end{bmatrix} \quad (II.49)$$

By comparing Eq.(II.37) and (II.49) the following relations are obtained

$$P_k = H_k = \frac{A}{s} \frac{CA^T}{s} \quad L_k = \begin{bmatrix} \frac{A}{s} \phi^T & A & A \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$$

$$M_k = \begin{bmatrix} \phi \frac{A^T}{s} \\ \frac{A}{s} \\ \frac{A^T}{s} - D \end{bmatrix} \quad R_k = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \quad (II.50)$$

As stated in [2] and seen from the above formulation

$$\underline{M}_k \underline{v}_N(t) + \underline{R}_k \underline{\hat{q}}(t) = \underline{u}(t)$$

are precisely a vector formulation of the constitutive equations of the switches, independent voltage sources and VCVS.

Thus, the proof of the theorem is completed.

CONSTRUCTION OF THE TIME DOMAIN MNA EQUATIONS

- 1) Set up (II.37) with \underline{H}_k , \underline{M}_k , \underline{R}_k , \underline{P}_k , \underline{L}_k , $\underline{u}(t)$ and $\underline{W}(t)$ zero.
- 2) For each component of the circuit identify the stamp of figure II.6. Observe that the stamp of a switch includes the Boolean variable of the clock which controls the switch. If the component is connected to the reference node delete the corresponding row and column in the stamp. Using the indexes of the rows and columns in the stamp add the contribution to the appropriate entries in the matrices \underline{H}_k , \underline{M}_k , \underline{R}_k , \underline{L}_k , of the left-hand side of (II.37) and to \underline{P}_k , $\underline{u}(t)$ and $\underline{W}(t)$ of the right-hand side of (II.37).

Note that the stamps in Fig. II.6 are only for computer implementation and should not be taken as constitutive equations.


II.6. General Nodal Analysis Of Switched Capacitive Networks By Tsidivis' Topological Approach

Tsidivis, in his paper [1] specifies only one network topology and the switching schedule while opposing to specify as many topologies as there are switch position combinations. Tsidivis uses a similar idea as Kurth and Moschytz present in [5].

All derivations are based on the concepts stated in Chapter I and the networks are assumed to consists of capacitors, ideal switches, independent and dependent voltage sources.


We remember from the definition on page 6 that the topology of the SC network is fixed between any two consecutive switching times e.g. in the intervals of $(t_m, t_{m+1}]$. Then the second definition immediately follows.

Capacitor C




$$\begin{matrix} i & j \\ \begin{bmatrix} C & -C \\ -C & C \end{bmatrix} \end{matrix} \begin{bmatrix} V_i \\ V_j \end{bmatrix} = \begin{bmatrix} C & -C \\ -C & C \end{bmatrix} \begin{bmatrix} V_i(t_{k+1}^-) \\ V_j(t_{k+1}^-) \end{bmatrix}$$

Switch S




$$\begin{matrix} i & j & s \\ \begin{bmatrix} 0 & 0 & \phi_{rk} \\ 0 & 0 & \phi_{rk} \\ \phi_{rk} & \phi_{rk} & \bar{\phi}_{rk} \end{bmatrix} \end{matrix} \begin{bmatrix} V_i \\ V_j \\ \hat{q}_s \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \end{bmatrix}$$

Double throw switch




$$\begin{matrix} i & j & m & s \\ \begin{bmatrix} 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & -\bar{\phi}_{rk} \\ 0 & 0 & 0 & -\phi_{rk} \\ 1 & -\bar{\phi}_{rk} & -\phi_{rk} & 0 \end{bmatrix} \end{matrix} \begin{bmatrix} V_i \\ V_j \\ V_m \\ \hat{q}_s \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \end{bmatrix}$$

Voltage Source U




$$\begin{matrix} i & j & u \\ \begin{bmatrix} 0 & 0 & 1 \\ 0 & 0 & -1 \\ 1 & -1 & 0 \end{bmatrix} \end{matrix} \begin{bmatrix} V_i \\ V_j \\ \hat{q}_u \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ u \end{bmatrix}$$


Charge Source w




$$\begin{matrix} i & j \\ \begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \end{matrix} \begin{bmatrix} V_i \\ V_j \end{bmatrix} = \begin{bmatrix} w \\ -w \end{bmatrix}$$




$$\begin{array}{c}
 i \quad j \quad m \quad n \quad v_v \\
 \begin{array}{c}
 i \\
 j \\
 m \\
 n \\
 v_v
 \end{array}
 \begin{array}{c}
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 -K \quad K \quad 1 \quad -1
 \end{array}
 \left| \begin{array}{c}
 0 \\
 0 \\
 1 \\
 -1 \\
 0
 \end{array} \right.
 \begin{array}{c}
 v_i \\
 v_j \\
 v_m \\
 v_n \\
 \hat{q}_v
 \end{array}
 =
 \begin{array}{c}
 0 \\
 0 \\
 0 \\
 0 \\
 0
 \end{array}
 \end{array}$$



$$\begin{array}{c}
 i \quad j \quad m \quad n \quad \hat{q}_v \\
 \begin{array}{c}
 i \\
 j \\
 m \\
 n \\
 \hat{q}_v
 \end{array}
 \begin{array}{c}
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 1 \quad -1 \quad 0 \quad 0
 \end{array}
 \left| \begin{array}{c}
 1 \\
 -1 \\
 K \\
 -K \\
 0
 \end{array} \right.
 \begin{array}{c}
 v_i \\
 v_j \\
 v_m \\
 v_n \\
 \hat{q}_0
 \end{array}
 =
 \begin{array}{c}
 0 \\
 0 \\
 0 \\
 0 \\
 0
 \end{array}
 \end{array}$$



$$\begin{array}{c}
 i \quad j \quad m \quad n \\
 \begin{array}{c}
 i \\
 j \\
 m \\
 n
 \end{array}
 \begin{array}{c}
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 K \quad -K \quad 0 \quad 0 \\
 -K \quad K \quad 0 \quad 0
 \end{array}
 \begin{array}{c}
 v_i \\
 v_j \\
 v_m \\
 v_n
 \end{array}
 =
 \begin{array}{c}
 0 \\
 0 \\
 0 \\
 0
 \end{array}
 \end{array}$$



$$\begin{array}{c}
 i \quad j \quad m \quad n \quad v_q \quad \hat{q}_0 \\
 \begin{array}{c}
 i \\
 j \\
 m \\
 n \\
 v_q \\
 \hat{q}_0
 \end{array}
 \begin{array}{c}
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 0 \quad 0 \\
 0 \quad 0 \quad 1 \quad -1 \\
 1 \quad -1 \quad 0 \quad 0
 \end{array}
 \left| \begin{array}{c}
 0 \\
 0 \\
 1 \\
 -1 \\
 0 \\
 0
 \end{array} \right.
 \begin{array}{c}
 v_i \\
 v_j \\
 v_m \\
 v_n \\
 \hat{q}_v \\
 \hat{q}_0
 \end{array}
 =
 \begin{array}{c}
 0 \\
 0 \\
 0 \\
 0 \\
 0 \\
 0
 \end{array}
 \end{array}$$

Definition: Closed switched network is the network resulting from the original one if every element, except the closed switches is removed. During each interval $(t_m, t_{m+1}]$ the closed-switch network will in general consist of several separate parts (refer to Chapter I). Each such part will consist of either a set of nodes connected together through closed switches or of an isolated node. To specify the switching pattern for each interval $(t_m, t_{m+1}]$ an $n \times n$ matrix S_m , (the switching matrix) will be defined, where n is the number of nodes except the reference node.

The entries $s_{m,ij}$ of the switching matrix are defined as follows:

$$s_{m,ij} = \begin{cases} 1 & \text{If } i \text{ is the lowest numbered node of a} \\ & \text{separate part of the closed switch} \\ & \text{network, and node } j \text{ belongs to that} \\ & \text{separate part.} \\ 0 & \text{otherwise} \end{cases} \quad (\text{II.51})$$

Therefore, if there is a total of l_k separate parts in the closed switch network, S_k will be a sparse matrix with l_k non-zero rows and total of n non-zero entries. Following examples will clarify the switching matrix-concept.

Example II.1: If all switches happen to be open, then $l_k = n$ and S_k will be the $n \times n$ identity matrix.

Example II.2: If at t the closed switches of a circuit with $n=6$ result in nodes 1 and 2 being connected together, nodes 4,5,6 being connected together, and non-closed switches being connected to node 3, then the switching matrix for $t \in \Delta_m \hat{=} (t_m, t_{m+1}]$ will be

$$S_m = \begin{bmatrix} 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$$

Where node 3 is an isolated node in Δ_m .

Definition: A sequence $\{S_k\}$, $k=1,2,\dots,N$, and (N is the number of phases) where each element of $\{S_k\}$ characterizes the corresponding intervals in one period, will be called the "switching schedule".

In the majority of cases, $\{S_k\}$ will be periodic, so only its first N values corresponding to one period, need be formed.

Network Equations In The Time Domain

For the sake of coincidence in notations, once again the definitions of some vectors are given.

The node voltage vector

$$\underline{v}_N(t) = \left[v^{(1)}(t) \quad v^{(2)}(t) \dots v^{(n)}(t) \right]^T$$

where $v^{(i)}(t)$ is the voltage between node i and ground at time t and n is the number of nodes excluding the ground.

The node charge vector

$$\underline{q}_N(t) = \left[q^{(1)}(t) \quad q^{(2)}(t) \dots q^{(n)}(t) \right]^T$$

where $q^{(i)}(t)$ is the total charge of all capacitor plates connected permanently i.e., not through switches, to node i at time t . This is equivalent to considering the SC network with all switches removed as done by Kurth and Moschytz [5].

Kurth and Moschytz separate the two-phase SC network into a simple capacitor network and an array of even and odd switches as shown in Fig.II.7. below. Where S^e (respectively S^o) indicates that the corresponding switch is closed during even (resp. odd time) time intervals.

Then with the above idea, the node charges in the C-network can be expressed as linear combinations of the node voltages as

$$\underline{q}_N(t) = \underline{C}_{st} \underline{v}_N(t) \tag{II.52}$$

where \underline{C}_{st} is a $n \times n$ matrix which will be called the capacitance matrix and is defined as follows:

$$c_{ij} = \begin{cases} \text{total capacitance permanently connected to} \\ \text{node } i; i=j & \dots \dots \dots (II.53) \\ \text{negative of total capacitance permanently} \\ \text{connected between nodes } i \text{ and } j; i \neq j. \end{cases}$$




Fig.II.7. SC network as a superposition of a C-network and a switch network.

Clearly \underline{C}_{st} is independent of switching. Subscript "st" is used to remind the reader that the matrix \underline{C} in section II.5 is different than \underline{C}_{st} and \underline{C}_{st} is equal to $\underline{A} \underline{C} \underline{A}^T$.

Define $\hat{q}_V^{(i)}(t)$ to be the total charge that leaves node(i) from a time reference t' to time t , through one or more voltage sources (dependent or independent) then

$$\hat{\underline{q}}_v(t) = \left[\hat{q}_v^{(1)}(t) \quad \hat{q}_v^{(2)}(t) \dots \hat{q}_v^{(n)}(t) \right]^T$$

With the previous definitions and notations in page 24

$$\hat{\underline{q}}_v(t) = \begin{bmatrix} \underline{A}_u & | & \underline{A}_D \end{bmatrix} \begin{bmatrix} \hat{\underline{q}}_u(t) \\ \hat{\underline{q}}_D(t) \end{bmatrix} \quad (\text{II.54})$$

Once again \underline{A}_u (resp. \underline{A}_D) is node-to-branch incidence matrix of the network which is formed by removing all branches except the independent voltage sources (resp. dependent voltage sources).

Notice that \underline{A}_u and \underline{A}_D are the same matrices as in section II.5 and \underline{A}_u is an $n \times p$ matrix and \underline{A}_D is an $n \times r$ matrix. Equations (II.41), (II.43) and (II.44) are still valid.

Switched Network Equations

Assume that the node voltages of a network are known at t_m^- and that at t_m^- some switches change position, resulting in a topology described by a switching matrix \underline{S}_m . The problem is to evaluate the node voltages $v_N^{(i)}(t)$ for all t (t_m, t_{m+1}]. To avoid pathological cases, it is assumed that switching is such that no loops of voltage sources and/or closed switches occur. This point will be clarified in the solvability problem section.

For each set of nodes I_g , containing n_g nodes connected together through switches closed at or before t_m , there will be one charge conservation equation in the form of Eq.(I.2) and node voltage equalities in the form of Eq.(I.6). Assume there is a total l such node sets (each corresponding to one of the separate parts of the "closed switch network"). To each such node set there corresponds one non-zero row of matrix \underline{S}_m , defined in Eq.(II.51). It is easily seen from Eq.(II.51) that the l charge conservation equations, each corresponding to one node set, will be given by the l non-zero rows of

$$\underline{S}_m \underline{q}_N(t) + \underline{S}_m \hat{\underline{q}}_v(t) = \underline{S}_m \underline{q}_N(t_m^-) \quad (\text{II.55})$$

Using Eq.(II.52) and Eq.(II.54) in Eq.(II.55), one obtains:

$$\underline{S}_m \underline{C}_{st} \underline{v}_N(t) + \underline{S}_m \begin{bmatrix} \underline{A}_u & | & \underline{A}_D \end{bmatrix} \begin{bmatrix} \hat{q}_u(t) \\ \hat{q}_D(t) \end{bmatrix} = \underline{S}_m \underline{C}_{st} \underline{v}_N(t_m^-) \quad (\text{II.56})$$

The total number of node voltage equalities imposed by the closed switches in l sets will be $\sum_{g=1}^l (n_g - 1) = n - l$. If each of these equations is assumed to be in the form of Eq.(I.6), it is easily seen from Eq.(II.51) that these $n-l$ equations will be given by the $n-l$ non-zero rows of

$$\begin{bmatrix} \underline{S}_m^T - \underline{I} \end{bmatrix} \cdot \underline{v}_N(t) = 0 \quad (\text{II.57})$$

where \underline{I} is the $n \times n$ identity matrix.

The unknown variables are as follows:

- a) The n node voltages
- b) The p charges through the p independent voltage sources.
- c) The r charges through the r dependent sources.

These unknowns can be solved for, using l charge conservation equations (II.56), the $(n-l)$ equations (II.57) imposed by the closed switches, the p KVL equations (II.48) imposed by the p independent sources and the r KVL equations (II.44) imposed by the r dependent sources.

Noticed that because of the way \underline{S}_m was defined in Eq.(II.51), Eq. (II.56) has zero rows exactly where Eq.(II.57) has non-zero rows and vice-versa. Thus, two equations can be added to yield a matrix equation with n non-zero rows:

$$\begin{bmatrix} \underline{S}_m \underline{C}_{st} + \underline{S}_m^T - \underline{I} \end{bmatrix} \underline{v}_N(t) + \underline{S}_m \begin{bmatrix} \underline{A}_u & | & \underline{A}_D \end{bmatrix} \begin{bmatrix} \hat{q}_u(t) \\ \hat{q}_D(t) \end{bmatrix} = \underline{S}_m \underline{C}_{st} \underline{v}_N(t_m^-) \quad (\text{II.58})$$

Finally combining Eq.(II.44), Eq.(II.48) and Eq.(II.58) yields:

$$\begin{matrix} p \\ r \\ n \end{matrix} \begin{bmatrix} \underline{A}_u^T & | & & & \\ \underline{A}_D^T - \underline{D} & | & & & \underline{0} \\ \underline{S}_m \underline{C}_{st} + \underline{S}_m^T - \underline{I} & | & \underline{S}_m \underline{A}_u & | & \underline{S}_m \underline{A}_D \end{bmatrix} \begin{bmatrix} \underline{v}_N(t) \\ \hat{q}_u(t) \\ \hat{q}_D(t) \end{bmatrix} = \begin{bmatrix} \underline{v}_u(t) \\ \underline{0} \\ \underline{S}_m \underline{C}_{st} \underline{v}_N(t_m^-) \end{bmatrix} \begin{matrix} p \\ r \\ n \end{matrix} \quad (\text{II.59})$$

This equation can be obtained from Eq.(II.49) by eliminating $\hat{q}_s(t)$ for a certain phase while no charge sources exist in the circuit.

For any $t \in (t_m, t_{m+1}]$ the solution of Eq.(II.59) will provide all the unknown variables. In particular the node voltages at $t=t_{m+1}^-$ can be evaluated and used as the new initial node voltages in the solution for the next interval. $(t_{m+1}, t_{m+2}]$, after switching at t_{m+1} has resulted in a new topology, associated with S_{m+1} . For a complete solution of the network for all $t > 0$, therefore, the following is required:

- 1) The waveforms of the independent voltage sources for $t > 0$;
- 2) The initial node voltages;
- 3) The switching schedule $\{S_m\}$.

Let ϕ_m represent the $(n+p+r) \times (n+p+r)$ matrix which premultiplies the unknown vector in Eq.(II.59) and consider its inverse ϕ_m^{-1} . Let $(\phi_m^{-1})_L$ be the upper left $n \times p$ submatrix of ϕ_m^{-1} and let $(\phi_m^{-1})_R$ be the upper right $n \times n$ submatrix of ϕ_m^{-1} . (It is assumed that ϕ_m matrix is non-singular). If Eq.(II.59) is solved for $y_N(t)$, then

$$y_N(t) = A_m u(t) + B_m v_N(t_m^-) \quad t \in (t_m, t_{m+1}] \quad (\text{II.60})$$

where $A_m = (\phi_m^{-1})_L$ and $B_m = (\phi_m^{-1})_R S_m C$.

The above equation is already the one obtained by the method of Liou and Kuo introduced on page 22, Equation (II.33).

REMARKS

In this method, the capacitance matrix C_{st} and the incidence matrices A_u and A_D are formed only once, and are independent of switch positions. The switch position sequence is conveniently defined by the sequence $\{S_m\}$. Every time one or more switches change position, the corresponding new S_m is substituted in Eq.(II.59) and the network equations result automatically without having to respecify the topology. If the switching sequence were not done, the topology of the network would have to be respecified every time a new switch position combination occurred, the nodes possibly renumbered.

and new network matrices (in general of different dimensions from the previous ones) would have to be formed.

II.7. Illustrative Examples

In this section all methods developed so far will be applied to the circuit of Fig.II.8(a).




Fig.II.8(a)

The switch in Fig.II.8(a) moves periodically back and forth. The above circuit is equivalent to that in Fig.II.8(b) in which the two position switch has been replaced by two on-off switches.




Fig.II.8(b)

Example II.3

In this example, the method explained in section II.4 will be applied to the circuit of Fig.II.8(a).

The circuit in Fig.II.8(b) can be transformed into its resistive equivalent as in Fig.II.9(a) for $t \in \Delta_m$ where $m=1,3,5,\dots$ which corresponds to phase 1.




Fig.II.9(a)

Define the voltage vectors according to Eq.(II.22) as

$$\tilde{v} \triangleq \begin{bmatrix} v_{c1} \\ v_{c2} \\ v_u \\ v_D \end{bmatrix} \quad \hat{v} \triangleq \begin{bmatrix} \hat{v}_{c1} \\ \hat{v}_{c2} \\ \hat{v}_u \\ \hat{v}_D \end{bmatrix} \quad \xi \triangleq \begin{bmatrix} \epsilon_{c1} \\ \epsilon_{c2} \\ \epsilon_u \\ \epsilon_D \end{bmatrix} \quad (II.61)$$

and the charge vectors as

$$\tilde{q} \triangleq \begin{bmatrix} \hat{q}'_{c1} \\ \hat{q}'_{c2} \\ \hat{q}'_u \\ \hat{q}'_D \end{bmatrix} \quad \hat{q} \triangleq \begin{bmatrix} \hat{q}_{c1} \\ \hat{q}_{c2} \\ \hat{q}_u \\ \hat{q}_D \end{bmatrix} \quad z \triangleq \begin{bmatrix} z_{c1} \\ z_{c2} \\ z_u \\ z_D \end{bmatrix}$$

The explanation of the composite branch on page 18 implies the following relations:

$$\underline{z}=0 \quad \text{and} \quad \underline{\hat{v}}_b = \begin{bmatrix} \hat{v}_u \\ \hat{v}_D \end{bmatrix} = 0 \quad \text{and} \quad \underline{\xi} = \begin{bmatrix} v_{c1}(t_m^-) \\ v_{c2}(t_m^-) \\ u(t) \\ -a(v_{c2}(t)+v_D(t)) \end{bmatrix} \quad (\text{II.63})$$

Also,

$$\begin{bmatrix} \hat{q}_{c1} \\ \hat{q}_{c2} \end{bmatrix} = \begin{bmatrix} 1/C_1 & 0 \\ 0 & 1/C_2 \end{bmatrix} \begin{bmatrix} \hat{v}_{c1} \\ \hat{v}_{c2} \end{bmatrix} \quad (\text{II.64})$$

From Eq.(II.64), the branch-admittance matrix is

$$\underline{y}_a = \begin{bmatrix} 1/C_1 & 0 \\ 0 & 1/C_2 \end{bmatrix} \quad (\text{II.65})$$

The reduced incidence matrix of the circuit is

$$\underline{A} = \begin{array}{c} \\ 1 \\ 3 \\ 4 \end{array} \begin{array}{cccc} & c_1 & c_2 & u & D \\ \left[\begin{array}{cccc} 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & -1 & 0 & 1 \end{array} \right] & & & & \end{array} \quad (\text{II.66})$$

Then

$$\underline{A}_a = \begin{bmatrix} 1 & 0 \\ 0 & 1 \\ 0 & -1 \end{bmatrix}, \quad \underline{A}_b = \begin{bmatrix} 1 & 0 \\ 0 & 0 \\ 0 & 1 \end{bmatrix} \quad (\text{II.67})$$

The branch relations for the voltage sources are given by

$$\begin{bmatrix} 0 & 0 & 1 & 0 \\ 0 & a/1+a & 0 & 1 \end{bmatrix} \begin{bmatrix} v_{c1} \\ v_{c2} \\ v_u \\ v_D \end{bmatrix} = \begin{bmatrix} 1 \\ 0 \end{bmatrix} u(t) \quad (\text{II.68})$$

Then

$$\underline{\underline{K}} = \begin{bmatrix} 0 & 0 & 1 & 0 \\ 0 & \frac{a}{1+a} & 0 & 1 \end{bmatrix} \quad \text{and} \quad \underline{\underline{H}} = \begin{bmatrix} 1 \\ 0 \end{bmatrix} \quad (\text{II.69})$$

Since there is no independent charge sources and the voltage controlled charge sources in this circuit

$$\underline{\underline{Y}}_a = \underline{\underline{Y}}'_a \quad \text{and} \quad \underline{\underline{A}}_w = \underline{\underline{0}} \quad (\text{II.70})$$

Then

$$\underline{\underline{A}}_a \underline{\underline{Y}}_a \underline{\underline{A}}_a^T = \begin{bmatrix} 1/C_1 & 0 & 0 \\ 0 & 1/C_2 & -1/C_2 \\ 0 & -1/C_2 & 1/C_2 \end{bmatrix} \quad \text{and} \quad \underline{\underline{K}} \underline{\underline{A}}_a^T = \begin{bmatrix} 1 & 0 & 0 \\ 0 & \frac{a}{1+a} & \frac{1}{1+a} \end{bmatrix} \quad (\text{II.71})$$

Also ,

$$\underline{\underline{A}}_a \underline{\underline{Y}}'_a = \begin{bmatrix} 1/C_1 & 0 \\ 0 & 1/C_2 \\ 0 & -1/C_2 \end{bmatrix} \quad (\text{II.72})$$

Substituting Eqs.(II.71), (II.72) and (II.67) into Eq.(II.32) yields

$$\begin{bmatrix} 1/C_1 & 0 & 0 & | & 1 & 0 \\ 0 & 1/C_2 & -1/C_2 & | & 0 & 0 \\ 0 & -1/C_2 & 1/C_2 & | & 0 & 1 \\ \hline 1 & 0 & 0 & | & 0 & 0 \\ 0 & a/1+a & 1/1+a & | & 0 & 0 \end{bmatrix} \begin{bmatrix} v^{(1)}(t) \\ v^{(3)}(t) \\ v^{(4)}(t) \\ \hat{q}_u(t) \\ \hat{q}_D(t) \end{bmatrix} = \begin{bmatrix} 1/C_1 v_{c1}(t_m^-) \\ 1/C_2 v_{c2}(t_m^-) \\ -1/C_2 v_{c2}(t_m^-) \\ u(t) \\ 0 \end{bmatrix} \quad (\text{II.73})$$

Eq.(II.73) can be solved to obtain

$$\begin{bmatrix} v^{(1)}(t) \\ v^{(3)}(t) \\ v^{(4)}(t) \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ 0 & 1/1+a \\ 0 & -a/1+R \end{bmatrix} \begin{bmatrix} v_{c1}(t_m^-) \\ v_{c2}(t_m^-) \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \\ 0 \end{bmatrix} u(t) \quad (\text{II.74})$$


Then by Eq.(II.34)

$$\begin{bmatrix} v_{c1}(t) \\ v_{c2}(t) \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} v_{c1}(t_m^-) \\ v_{c2}(t_m^-) \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} u(t) \quad t \in \Delta_m \quad m=1,3,5 \quad (\text{II.75})$$


is obtained.

Indeed, Eq.(II.75) could be obtained by inspection from the circuit of Fig.II.9(b).

Now, the circuit in Fig.II.8(b) is solved for $t \in \Delta_m$ where $m=2,4,6\dots$ which corresponds to phase 2.



Resistive circuit



Its corresponding graph

Fig.II.9(b).

Eqs.(II.63), (II.65) and (II.69) are still valid for the circuit of Fig.II.9(b).

The reduced incidence matrix of the above circuit is

$$A \approx \begin{matrix} & c_1 & c_2 & u & D \\ \begin{matrix} 1 \\ 3 \\ 4 \end{matrix} & \begin{bmatrix} 0 & 0 \\ 1 & 1 \\ 0 & -1 \end{bmatrix} & \begin{bmatrix} 1 & 0 \\ 0 & 0 \\ 0 & 1 \end{bmatrix} \end{matrix} \quad (\text{II.76})$$

Partition $\underline{\underline{A}}$ as

$$\underline{\underline{A}}_a = \begin{bmatrix} 0 & 0 \\ 1 & 1 \\ 0 & -1 \end{bmatrix} \quad \text{and} \quad \underline{\underline{A}}_b = \begin{bmatrix} 1 & 0 \\ 0 & 0 \\ 0 & 1 \end{bmatrix} \quad (\text{II.77})$$

Then

$$\underline{\underline{A}}_a \underline{\underline{Y}}_a \underline{\underline{A}}_a^T = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 1/C_1 + 1/C_2 & -1/C_1 \\ 0 & 1/C_2 & 1/C_2 \end{bmatrix} \quad (\text{II.78})$$

and

$$\underline{\underline{K}}_a^T = \begin{bmatrix} 1 & 0 & 0 \\ 0 & a/1+a & 1/1+a \end{bmatrix}, \quad \underline{\underline{A}}_a \underline{\underline{Y}}_a = \begin{bmatrix} 0 & 0 \\ 1/C_1 & 1/C_2 \\ 0 & -1/C_2 \end{bmatrix} \quad (\text{II.79})$$

Substituting Eqs.(II.78), (II.79) and (II.77) into Eq.(II.32) yields

$$\begin{bmatrix} 0 & 0 & 0 & 1 & 0 \\ 0 & 1/C_1 + 1/C_2 & -1/C_2 & 0 & 0 \\ 0 & -1/C_2 & 1/C_2 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 \\ 0 & a/1+a & 1/1+a & 0 & 0 \end{bmatrix} \begin{bmatrix} v^{(1)}(t) \\ v^{(3)}(t) \\ v^{(4)}(t) \\ \hat{q}_u \\ \hat{q}_D \end{bmatrix} = \begin{bmatrix} 0 \\ 1/C_1 v_{c1}(t_m^-) + \frac{1}{C_2} v_{c2}(t_m^-) \\ -1/C_2 v_{c2}(t_m^-) \\ u(t) \\ 0 \end{bmatrix} \quad (\text{II.80})$$

Eq.(II.80) can be solved to obtain

$$\begin{bmatrix} v^{(1)}(t) \\ v^{(3)}(t) \\ v^{(4)}(t) \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ \alpha & \beta \\ -a\alpha & -a\beta \end{bmatrix} \begin{bmatrix} v_{c1}(t_m^-) \\ v_{c2}(t_m^-) \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \\ 0 \end{bmatrix} u(t) \quad (\text{II.81})$$

where $\alpha = \frac{C_2}{(1+a)C_1 + C_2}$ and $\beta = \frac{C_1}{(1+a)C_1 + C_2}$

Then by Eq.(II.34)


$$\begin{bmatrix} v_{c1}(t) \\ v_{c2}(t) \end{bmatrix} = \begin{bmatrix} \alpha & \beta \\ \alpha(1+a) & \beta(1+a) \end{bmatrix} \begin{bmatrix} v_{c1}(t_m^-) \\ v_{c2}(t_m^-) \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \end{bmatrix} u(t) \quad t \in \Delta_m \quad m=2,4,6.. \text{(II.82)}$$

is obtained.

Example II.4.

Now, the circuit of Fig.II.8 is solved using stamps by the method given in section II.5.

The reduced incidence matrix to Fig.II.8(b) is found from the following graph of Fig.II.8(b).



$$A = \begin{matrix} & u & S_1 & c_1 & S_2 & c_2 & D \\ \begin{matrix} 1 \\ 2 \\ 3 \\ 4 \end{matrix} & \begin{bmatrix} 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & -1 & 1 & 1 & 0 & 0 \\ 0 & 0 & 0 & -1 & 1 & 0 \\ 0 & 0 & 0 & 0 & -1 & 0 \end{bmatrix} \end{matrix}$$

Using stamps of Fig.II.6., the following equation is immediately obtained.

$$\begin{matrix} & 1 & 2 & 3 & 4 & S_1 & S_2 & u & D \\ \begin{matrix} 1 \\ 2 \\ 3 \\ 4 \\ S_1 \\ S_2 \\ u \\ D \end{matrix} & \begin{bmatrix} 0 & 0 & 0 & 0 & \phi_{s1m} & 0 & 1 & 0 \\ 0 & C_1 & 0 & 0 & -\phi_{s2m} & \phi_{s2m} & 0 & 0 \\ 0 & 0 & C_2 & -C_2 & 0 & -\phi_{s2m} & 0 & 0 \\ 0 & 0 & -C_2 & C_2 & 0 & 0 & 0 & 1 \\ \phi_{s1m} & 0 & 0 & 0 & \phi_{s1m} & 0 & 0 & 0 \\ 0 & \phi_{s2m} & -\phi_{s2m} & 0 & 0 & \phi_{s2m} & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & a & 1 & 0 & 0 & 0 & 0 \end{bmatrix} & \begin{bmatrix} v^{(1)}(t) \\ v^{(2)}(t) \\ v^{(3)}(t) \\ v^{(4)}(t) \\ \hat{q}_{S1}(t) \\ \hat{q}_{S2}(t) \\ \hat{q}_u(t) \\ \hat{q}_D(t) \end{bmatrix} = \end{matrix}$$

$$= \begin{bmatrix} \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & C_1 & 0 & 0 \\ 0 & 0 & C_2 & -C_2 \\ 0 & 0 & -C_2 & C_2 \end{bmatrix} \begin{bmatrix} v^{(1)}(t_{m+1N}^-) \\ v^{(2)}(t_{m+1N}^-) \\ v^{(3)}(t_{m+1N}^-) \\ v^{(4)}(t_{m+1N}^-) \end{bmatrix} \\ 0 \\ 0 \\ u(t) \\ 0 \end{bmatrix} \quad (II.83)$$

$t \in \Delta_{m+1N}$

where $m=1,2$ and $N=2$.

The entries for the switch S_1 in the coefficient matrix of Eq.(II.83) are found using Fig.II.6 as follows:

The switch S_1 is connected between node 1 and node 2. Therefore, $\bar{\phi}_{slm}$ is placed to the positions (1, S_1) and (S_1 , 1);

$-\phi_{slm}$ is placed to the positions (2, S_1) and (S_1 , 2);

$\bar{\phi}_{slm}$ is placed to the position (S_1 , S_1).

The capacitor C_1 is connected between datum node and node 2. Therefore, C_1 is placed to the position (2,2).

Comparing Eq.(II.83) with Eq.(II.49) yields the following relations

$$\underline{C}_{st} = \underline{A}_c \underline{C} \underline{A}_c^T = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & C_1 & 0 & 0 \\ 0 & 0 & C_2 & -C_2 \\ 0 & 0 & -C_2 & C_2 \end{bmatrix}$$

$$\underline{\phi}_{s} \underline{A}_s^T = \begin{bmatrix} \phi_{s1m} & 0 & 0 & 0 \\ 0 & \phi_{s2m} & -\phi_{s2m} & 0 \end{bmatrix}$$

$$\underline{A}_D^T \underline{D}_e = \begin{bmatrix} 0 & 0 & a & 1 \end{bmatrix}$$

$$\underline{A}_u^T = \begin{bmatrix} 1 & 0 & 0 & 0 \end{bmatrix}$$

where

$$\underline{\phi} = \begin{bmatrix} \phi_{s1m} & 0 \\ 0 & \phi_{s2m} \end{bmatrix}$$

Example II.5:

In this example, the circuit in Fig.II.8 is solved by the procedure given in section II.6.

From Eq.(II.53) the capacitance matrix is

$$\underline{C}_{st} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & C_1 & 0 & 0 \\ 0 & 0 & C_2 & -C_2 \\ 0 & 0 & -C_2 & C_2 \end{bmatrix}$$

We have

$$\underline{D}_e = \begin{bmatrix} 0 & 0 & -a & 0 \end{bmatrix}$$

$$\underline{A}_u = \begin{bmatrix} 1 & 0 & 0 & 0 \end{bmatrix}^T$$

$$\underline{A}_D = \begin{bmatrix} 0 & 0 & 0 & 0 \end{bmatrix}^T$$

If at t_1 , the switch S_1 closes, then the other is open and

$$S_1 = \begin{bmatrix} 1 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

Therefore, Eq.(II.59) becomes

$$\begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & a & 1 & 0 & 0 \\ 0 & C_1 & 0 & 0 & 1 & 0 \\ 1 & -1 & 0 & 0 & 0 & 0 \\ 0 & 0 & C_2 & -C_2 & 0 & 0 \\ 0 & 0 & -C_2 & C_2 & 0 & 1 \end{bmatrix} \begin{bmatrix} v^{(1)}(t) \\ v^{(2)}(t) \\ v^{(3)}(t) \\ v^{(4)}(t) \\ \hat{q}_u(t) \\ \hat{q}_D(t) \end{bmatrix} = \begin{bmatrix} u(t) \\ 0 \\ C_1 v^{(2)}(t_1^-) \\ 0 \\ C_2 v^{(3)}(t_1^-) - C_2 v^{(4)}(t_1^-) \\ -C_2 v^{(3)}(t_1^-) + C_2 v^{(4)}(t_1^-) \end{bmatrix} \quad (\text{II.84})$$

The above algebraic equation can be verified by inspection from the circuit.

If now at t_2 the switch S_2 closes and S_1 is open then

$$S_2 = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

and Eq.(II.59) becomes

$$\begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & a & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & C_1 & C_2 - C_2 & 0 & 0 & 0 \\ 0 & 1 & -1 & 0 & 0 & 0 \\ 0 & 0 & C_2 & C_2 & 0 & 1 \end{bmatrix} \begin{bmatrix} v^{(1)}(t) \\ v^{(2)}(t) \\ v^{(3)}(t) \\ v^{(4)}(t) \\ \hat{q}_u(t) \\ \hat{q}_D(t) \end{bmatrix} = \begin{bmatrix} u(t) \\ 0 \\ 0 \\ C_1 v^{(2)}(t_2^-) + C_2 v^{(3)}(t_2^-) - C_2 v^{(4)}(t_2^-) \\ 0 \\ -C_2 v^{(3)}(t_2^-) + C_2 v^{(4)}(t_2^-) \end{bmatrix} \quad (\text{II.85})$$

If in Eq.(II.83) 1 is substituted for ϕ_{s1m} and 0 for ϕ_{s2m} and the charges in the switches are eliminated Eq.(II.84) is obtained.

Eq.(II.85) is obtained from Eq.(II.83) when $\phi_{s1m}=0$, $\phi_{s2m}=1$ (i.e., phase 2).

II.8. Solvability Problem

In the previous chapters, different analysis techniques have been given for the solution of the SC networks. It has been observed that it is possible to obtain these different equations from each other.

But there may be some cases that the solutions for Eqs.(II.32), (II.49) and (II.59) do not exist (i.e., those equations may not be linearly independent and the inverse of the coefficient matrices may not exist). In these cases, the unknown variables can not be found uniquely in terms of the known values or there may be inconsistencies depending upon the values of the controlling coefficients of the dependent sources.

In order to give more insight to the solvability problem, the following example will be analyzed by the method given in section II.5.

Example II.6:




Fig.II.10.

The switch S_1 is controlled by the clock ϕ_1 and the switch S_2 is controlled by the clock ϕ_2 .

The MNA equations (II.49) for the circuit in Fig.II.10 are:


$$\begin{array}{cccccc}
 & 1 & 2 & 3 & S_1 & S_2 & D & u \\
 \begin{array}{l} 1 \\ 2 \\ 3 \\ S_1 \\ S_2 \\ D \\ u \end{array} & \begin{bmatrix} 0 & 0 & 0 \\ 0 & C_1 & -C_1 \\ 0 & -C_1 & C_1 \\ \phi_{1m} & -\phi_{1m} & 0 \\ 0 & \phi_{2m} & -\phi_{2m} \\ 0 & 1 & 0 \\ 1 & 0 & 0 \end{bmatrix} & \begin{bmatrix} \phi_{1m} & 0 & 0 \\ -\phi_{1m} & \phi_{2m} & 0 \\ 0 & -\phi_{2m} & 0 \\ \bar{\phi}_{1m} & 0 & 0 \\ 0 & \bar{\phi}_{2m} & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} & \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ \hat{q}_{s1} \\ \hat{q}_{s2} \\ \hat{q}_D \\ \hat{q}_u \end{bmatrix} & = & \begin{bmatrix} 0 \\ C_1(v^{(2)}(t^-) - v^{(3)}(t^-)) \\ -C_1(v^{(2)}(t^-) - v^{(3)}(t^-)) \\ 0 \\ 0 \\ 0 \\ u(t) \end{bmatrix} \quad \text{(II.86)}
 \end{array}$$

$$\Delta = \det \left\{ \begin{bmatrix} H_m & L_m \\ M_m & R_m \end{bmatrix} \right\} = C_1 \bar{\phi}_{1m} \bar{\phi}_{2m} - \phi_{1m} \bar{\phi}_{2m} - \bar{\phi}_{1m} \phi_{2m} + C_1 \mu \bar{\phi}_{1m} \bar{\phi}_{2m} - \mu \phi_{2m} \bar{\phi}_{1m}$$

Four cases can be considered for this example.

Case	ϕ_{1m}	ϕ_{2m}	Δ
1)	1	1	0 (no solution if $\mu \neq -1$)
2)	1	0	-1 Solvable
3)	0	1	$-i-\mu$ (no unique solution if $\mu = -1$)
4)	0	0	$C_1(1+\mu)$ (no " " if $\mu = -1$)

Case 1: Fig.II.10 is equivalent to the following




if $\mu = -1$ $v^{(1)}(t) = v^{(2)}(t) = v^{(3)}(t) = u(t)$,

$$\left. \begin{array}{l} \hat{q}_{s1} = \hat{q}_{s2} = -\hat{q}_D \\ \hat{q}_u = -\hat{q}_{s1} \end{array} \right\} \Rightarrow \hat{q}_u = \hat{q}_D : \text{infinitely many solutions for the source charges.}$$

if $\mu \neq -1$ $v^{(1)}(t) = v^{(2)}(t) = v^{(3)}(t) = u(t) = -u(t)$. (Inconsistency)

\therefore If $\mu \neq -1$, the circuit in Fig.II.10 is not solvable (no solution).

Case 2:



Eq.(II.86) yields following equations:

$$v^{(1)}(t) = v^{(2)}(t) = u(t),$$

$$v^{(3)}(t) = -u(t),$$


$$\hat{q}_{s2}(t) = 0,$$

$$\hat{q}_D(t) = \hat{q}_u(t) = -\hat{q}_{s1}(t) = -C_1(1+\mu)u(t) + C_1(1+\mu)u(t_m^-).$$

$$\text{If } \mu = -1 \Rightarrow \hat{q}_{s1} = \hat{q}_u(t) = \hat{q}_D(t) = 0.$$

\therefore The circuit in Fig.II.10 is solvable in case 2.

Case 3:



Again, the following equations are obtained from Eq.(II.86)


$$\hat{q}_{s2} = \hat{q}_D = \hat{q}_{s1}(t) = \hat{q}_u(t) = 0, \quad v_1(t) = u(t),$$

$$v^{(2)}(t) = v^{(3)}(t), \quad v^{(3)} = -\mu v^{(2)}(t).$$

$$\text{If } \mu \neq -1 \Rightarrow v^{(2)}(t) = v^{(3)}(t) = 0$$

if $\mu = -1 \Rightarrow v^{(2)}(t) = v^{(3)}(t) \therefore$ infinitely many solutions for the voltages of node 2 and 3.

Case 4:



From Eq. (II.86)

$$\hat{q}_u(t) = \hat{q}_{s1}(t) = \hat{q}_{s2}(t) = 0,$$

$$v_1(t) = u(t),$$

$$v^{(3)}(t) - v^{(2)}(t) = v^{(3)}(t_m^-) - v^{(2)}(t_m^-),$$

$$v^{(3)}(t) = -\mu v^{(2)}(t),$$

if $\mu \neq -1$ $v^{(2)}(t) = \frac{1}{1+\mu} (v^{(2)}(t_m^-) - v^{(3)}(t_m^-))$,

if $\mu = -1$ $v^{(3)}(t) = v^{(2)}(t) \therefore$ infinitely many solutions for the node 2 and 3 voltages.

II.9. Hybrid Matrix Approach and Constraint Matrix:

Since any SC network with MNA equations (II.32), (II.49) or (II.59) corresponds to a linear resistive circuit in any subinterval or phase, the problem of existence and uniqueness of the solutions is exactly the same as for linear resistive circuits. For passive networks there are topologic conditions. In the case that the independent voltage and charge sources are the only active components, it can be shown that Eqs. (II.32), (II.49) and (II.59) are always solvable if in time slot k there exists no cut-set of charge sources and open switches and no loop of voltage sources and closed switches. The proof is available in [15]. Otherwise, the network is either inconsistent i.e., it has no unique solution.

This topological condition is trivially satisfied by any practical circuit since this condition is violated if the excitation is unacceptable.

It is difficult to give topological conditions for the solvability of SC circuits if all four types of controlled sources are allowed. But the hybrid matrix approach to switched capacitor circuit analysis will clarify this question.

In general, any SC circuit corresponds to a linear resistive circuit during any phase as explained section II.4. Then all the arguments on hybrid linear resistive n-port formulations (Chapter 6 of [6]) are valid for SC circuits.

A resistive equivalent n-port Fig.II.11.will consist of positive linear resistors ($R_j = \frac{1}{C_j}$), independent voltage and charge sources and all four types of controlled sources with constant real controlling coefficients.




Fig.II.11.

Now, define the following port voltage and charge vectors:
(Note that $n=n_1+n_2$)

Known vectors are

Unknown vectors are

$$\underset{\sim}{v}_u \triangleq \begin{bmatrix} v_{u1} \\ \vdots \\ v_{n1} \end{bmatrix} \quad \underset{\sim}{q}_w \triangleq \begin{bmatrix} \hat{q}_{wn1+1} \\ \vdots \\ \hat{q}_{wn} \end{bmatrix} \quad \underset{\sim}{q}_u \triangleq \begin{bmatrix} \hat{q}_{u1} \\ \vdots \\ \hat{q}_{un1} \end{bmatrix} \quad \underset{\sim}{v}_w \triangleq \begin{bmatrix} v_{n1+1} \\ \vdots \\ v_{wn} \end{bmatrix} \quad (II.87)$$

Let \hat{u} be the vector representing the independent sources inside N. (Note that these sources are only the initial capacitor voltages before the switching instant t_k , hence dc sources).

Then the port voltages and charges may be related by a hybrid matrix $\underline{\underline{H}}$ and the source vector \underline{s} as follows:

$$\begin{bmatrix} \hat{q}_u \\ \underline{v}_w \end{bmatrix} = \underline{\underline{H}} \begin{bmatrix} \underline{v}_u \\ \hat{q}_w \end{bmatrix} + \underline{\underline{M}} \hat{u} \quad (\text{II.88})$$

where $\underline{s} = \underline{\underline{M}} \hat{u}$.

The matrices $\underline{\underline{H}}$, $\underline{\underline{M}}$ and \underline{s} can be partitioned according to the dimensions of \hat{q}_u and \underline{v}_w as follows:

$$\begin{bmatrix} \hat{q}_u \\ \underline{v}_w \end{bmatrix} = \begin{bmatrix} \underline{\underline{H}}_{uu} & \underline{\underline{H}}_{uw} \\ \underline{\underline{H}}_{wu} & \underline{\underline{H}}_{ww} \end{bmatrix} \begin{bmatrix} \underline{v}_u \\ \hat{q}_w \end{bmatrix} + \begin{bmatrix} \underline{\underline{M}}_u \\ \underline{\underline{M}}_w \end{bmatrix} \hat{u} \quad (\text{II.89})$$

The elements of $\underline{\underline{H}}$ and $\underline{\underline{M}}$ are real constants and the source vector \underline{s} is constant vector. Each element of $\underline{\underline{H}}$ can be found by first setting all the dc sources inside N to zero, so that $\underline{s} = 0$ and then obtaining h_{jk} by the ratio

$$h_{jk} = \frac{\text{response at port } j}{\text{excitation at port } k} \quad (\text{II.90})$$

Under the following conditions:

- 1) Except for port k all voltage ports are short circuited and all charge ports are open circuited.
- 2) The excitation at port k is an independent
 - a) Voltage source if port k is a voltage port.
 - b) Charge " " " " " " charge " .
- 3) The response at port j is considered to be
 - a) The charge of port j if port j is a voltage port.
 - b) The voltage of port j if port j is a charge port.

Such a procedure may be reasonable if $n_1 + n_2$ is a small number. However, for $n > 5$ the computational efforts become excessive. Explicit topological formulas can be found at page 240 of [6] .

Theorem II.4: The necessary and sufficient conditions for an n-ports N consisting of positive linear resistors and independent sources to possess a hybrid matrix \underline{H} as defined in Eq.(II.88) are that

1. the branches corresponding to voltage ports should form no loops and
2. the branches corresponding to charge ports should form no cut-sets (proof is available at page 239 of [6]).

When an n-port contains controlled sources, the hybrid matrix may not exist for a given port combination. In this case, the methods for formulating hybrid matrix will abort at some step where an attempt is made to invert a singular matrix. In such cases, the hybrid matrix can be made non-singular by perturbing some element parameters within the tolerance of the element or use a different combination of voltage ports and current ports. But then the solution is only approximate and to try other port combination is clearly very inefficient, because for each port combination, a complete analysis of the network has to be done.

The above discussion was made for a certain phase (i.e. switches were either off or on). To overcome the above difficulties the following method is introduced [6]. But first the following definitions are needed [8].

Definition: An uncommitted independent source is an independent source whose nature (voltage or charge source) is not specified. Similarly, an uncommitted port is a port whose nature (voltage or charge port) is not specified.

Definition: An open switch can be considered as a charge source whose value is zero (i.e. $\hat{q}(t)=0, t \in \Delta_m$). A closed switch can be considered as a voltage source with "zero" value (i.e. $v(t)=0, t \in \Delta_m$).

Method: Let all the p ports (switches are considered as uncommitted ports) be uncommitted ports. Instead of seeking the hybrid matrix \underline{H} , which may not exist for a particular port combination, it is tried to find a maximum number m of

independent equations relating the port variables in the form

$$\underset{\approx}{C}_t \begin{bmatrix} \underset{\sim}{v}_p \\ \underset{\sim}{q}_p \end{bmatrix} = \underset{\sim}{0} \quad (\text{II.91})$$

Where $\underset{\approx}{C}_t$ is of dimension $m \times 2p$ and is called a constraint matrix for the p -port. Normally, the number of constraint equations for a p -port as given by Eq.(91) is the same as the number of ports. However, both $m > p$ and $m < p$ are also possible. Well-known examples are nullators for the former and norators for the latter.

To facilitate the formulation of $\underset{\approx}{C}_t$. Choose an arbitrary tree T . Assume that the graph is connected and has n nodes. A tree is constructed by picking $n-1$ branches, paying attention to the rule that they form no loop. With respect to this tree T , the network branches can be divided into four categories distinguished by the following subscript notations:

- a= port branches in the tree.
- b= port branches in the co-tree.
- z= nonport branches in the tree.
- y= nonport branches in the co-tree.

The fundamental cut-set equations (KQL) can be written as:

$$\begin{bmatrix} \underset{\sim}{I}_{aa} & \underset{\sim}{0}_{az} & \underset{\sim}{D}_{ay} & \underset{\sim}{D}_{ab} \\ \underset{\sim}{0}_{za} & \underset{\sim}{I}_{zz} & \underset{\sim}{D}_{zy} & \underset{\sim}{D}_{zb} \end{bmatrix} \begin{bmatrix} \underset{\sim}{q}_a \\ \underset{\sim}{q}_z \\ \underset{\sim}{q}_y \\ \underset{\sim}{q}_b \end{bmatrix} = \begin{bmatrix} \underset{\sim}{0} \\ \underset{\sim}{0} \end{bmatrix} \quad (\text{II.92})$$

tree Cotree

where $\underset{\sim}{D}$ is the fundamental cut-set matrix.

The fundamental-loop equations are

$$\begin{bmatrix} -\underset{\sim}{D}_{ay}^T & -\underset{\sim}{D}_{zy}^T & \underset{\sim}{I}_{yy} & \underset{\sim}{0} \\ -\underset{\sim}{D}_{ab}^T & -\underset{\sim}{D}_{zb}^T & \underset{\sim}{0} & \underset{\sim}{I}_{bb} \end{bmatrix} \begin{bmatrix} \underset{\sim}{v}_a \\ \underset{\sim}{v}_z \\ \underset{\sim}{v}_y \\ \underset{\sim}{v}_b \end{bmatrix} = \begin{bmatrix} \underset{\sim}{0} \\ \underset{\sim}{0} \end{bmatrix} \quad (\text{II.93})$$

The nonport branches may be characterized by

$$\underline{F}_{qz} \hat{q}_z + \underline{F}_{vy} \underline{v}_y + \underline{F}_{qy} \hat{q}_y + \underline{F}_{vz} \underline{v}_z + \underline{F}_{qa} \hat{q}_a + \underline{F}_{vb} \underline{v}_b + \underline{F}_{qb} \hat{q}_b + \underline{F}_{va} \underline{v}_a = 0 \quad (\text{II.94})$$

Now, write Eqs.(II.70), (II.71) and (II.72) as a single matrix equation in the tableau form:

$$\begin{bmatrix} \underline{I} & \underline{0} & \underline{D}_{zy} & \underline{0} & \underline{0} & \underline{0} & \underline{0} \\ \underline{0} & \underline{I} & \underline{0} & -\underline{D}_{zy}^T & \underline{0} & \underline{0} & -\underline{D}_{ay}^T \\ \underline{0} & \underline{0} & \underline{D}_{ay} & \underline{0} & \underline{I} & \underline{0} & \underline{0} \\ \underline{0} & \underline{0} & \underline{0} & -\underline{D}_{zb}^T & \underline{0} & \underline{I} & -\underline{D}_{ab}^T \\ \underline{F}_{qz} & \underline{F}_{vy} & \underline{F}_{qy} & \underline{F}_{vz} & \underline{F}_{qa} & \underline{F}_{vb} & \underline{F}_{va} \end{bmatrix} \begin{bmatrix} \hat{q}_z \\ \underline{v}_y \\ \hat{q}_y \\ \underline{v}_z \\ \hat{q}_a \\ \underline{v}_b \\ \hat{q}_b \\ \underline{v}_a \end{bmatrix} = \underline{0} \quad (\text{II.95})$$

The vectors \hat{q}_z and \underline{v}_y can be eliminated from Eq.(II.95) by solving from the first two equations and substituting into the last equation to yield the following:

$$\begin{bmatrix} \underline{F}_b & \vdots & \underline{F}_p \end{bmatrix} \begin{bmatrix} \hat{q}_y \\ \underline{v}_z \\ \hat{q}_a \\ \underline{v}_b \\ \hat{q}_b \\ \underline{v}_a \end{bmatrix} = \underline{0} \quad (\text{II.96})$$

\hat{q}_y and \underline{v}_z may be eliminated from Eq.(II.96) by row reduction as follows. Apply elementary row operations to reduce $\begin{bmatrix} \underline{F}_b & \vdots & \underline{F}_p \end{bmatrix}$ to row echelon form. In the resulting matrix, those rows in the right block (originally \underline{F}_p) whose corresponding rows in the left block (originally \underline{F}_b) are zero rows form the constraint matrix \underline{C}_t .

Schematically, it looks as follows:


$$\begin{array}{l} \text{elementary} \\ \text{row-operations} \end{array} \left[\begin{array}{c|c} \begin{array}{c} \mathbb{F}_b \\ \mathbb{z}_b \end{array} & \begin{array}{c} \mathbb{F}_p \\ \mathbb{z}_p \end{array} \\ \hline \begin{array}{c} \text{Row echelon} \\ \text{form} \end{array} & \begin{array}{c} x \dots x \\ \dots \\ x \dots x \end{array} \\ \hline \begin{array}{c} 0 \quad 0 \dots 1 \quad x \dots \\ \dots \\ 0 \end{array} & \begin{array}{c} \text{Constraint} \\ \text{matrix} \end{array} \end{array} \right] \quad (\text{II.97})$$

Linearly independent columns of the constraint matrix determines the port nature (voltage port or closed switch, charge port or opened switch).

The digital computer program (e.g., page 270 of [6]) will find the constraint matrix and immediately solve the hybrid matrix from the constraint equation.

Example II.7: Let's return to the example given on page 46 . By this example, the above algorithm will be clarified.

The switches will be considered as uncommitted ports; then Fig.(II.10) can be redrawn as follows:




3-port network containing linear resistor $R = \frac{1}{C}$, voltage controlled voltage source and dc-voltage source.

Fig. II.11(a)

For simplicity, let's consider initial capacitor voltage to be zero and hence dc-voltage source has zero value.

The following tree is chosen with the ideas given on page 53 .



(b)
Corresponding graph.

where

$$\hat{q}_a = \begin{bmatrix} \hat{q}_u \\ \hat{q}_1 \\ \hat{q}_2 \end{bmatrix} \quad \hat{q}_b = 0 \quad \hat{q}_z = 0 \quad \hat{q}_y = \begin{bmatrix} \hat{q}_c \\ \hat{q}_v \end{bmatrix} \quad (\text{II.98})$$

The fundamental cut-set equations (KQL) can be written as:

$$\begin{matrix} C_1 \\ C_2 \\ C_3 \end{matrix} \begin{bmatrix} 1 & 0 & 0 & | & 0 & -1 \\ 0 & 1 & 0 & | & 0 & 1 \\ 0 & 0 & 1 & | & 1 & 1 \end{bmatrix} \begin{bmatrix} q_u \\ \hat{q}_1 \\ \hat{q}_2 \\ \hat{q}_c \\ \hat{q}_v \end{bmatrix} = 0 \quad (\text{II.99})$$

$\underbrace{\hspace{10em}}_{I_{aa}} \quad \underbrace{\hspace{10em}}_{D_{ay}}$

The non-port branches may be characterized by:

$$v_c = \frac{1}{C} \hat{q}_c \quad \text{and} \quad v_v = (u - v_1) \quad (\text{II.100})$$

The fundamental-loop equations are

$$\begin{bmatrix} 0 & 0 & -1 & | & 1 & 0 \\ 1 & -1 & -1 & | & 0 & 1 \end{bmatrix} \begin{bmatrix} v_u \\ v_1 \\ v_2 \\ v_c \\ v_v \end{bmatrix} = 0 \quad (\text{II.101})$$

$\underbrace{\hspace{10em}}_{-D_{ay}^T} \quad \underbrace{\hspace{10em}}_{I_{yy}}$

The above equations may be collected in a single matrix as the tableau form:

$$\begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & -1 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & -1 & -1 \\ 0 & 0 & 0 & -1 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\ 1 & 0 & -1/C & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & -\mu & \mu & 0 \end{bmatrix} \begin{bmatrix} v_c \\ v_v \\ \hat{q}_c \\ \hat{q}_v \\ \hat{q}_u \\ \hat{q}_1 \\ \hat{q}_2 \\ v_u \\ v_1 \\ v_2 \end{bmatrix} = 0 \quad (\text{II.102})$$

After the elimination of the vector $\tilde{y} = \begin{bmatrix} v_c \\ v_v \end{bmatrix}$, Eq.(II.102) is reduced to the following equation:

$$\begin{bmatrix} 0 & -1 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\ 1/C & 0 & 0 & 0 & 0 & 0 & 0 & -1 \\ 0 & 0 & 0 & 0 & 0 & (1+\mu) & -(1+\mu) & -1 \end{bmatrix} \begin{bmatrix} \hat{q}_c \\ \hat{q}_v \\ \hat{q}_u \\ \hat{q}_1 \\ \hat{q}_2 \\ v_u \\ v_1 \\ v_2 \end{bmatrix} = 0 \quad (\text{II.103})$$

Applying elementary row operations Eq.(II.103) is reduced to row echelon form (see the algorithm for reducing a rectangular matrix to an echelon form on page 157 of [6]).

Corresponding row echelon form of Eq.(II.103) is:

$$\begin{bmatrix} 1 & -1 & 1 & -1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 2 & -1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & -1 & 0 & 0 & -C \\ 0 & 0 & 0 & 0 & 0 & (\mu+1) & -(\mu+1) & -1 \end{bmatrix} \begin{bmatrix} \hat{q}_c \\ \hat{q}_v \\ \hat{q}_u \\ \hat{q}_1 \\ \hat{q}_2 \\ v_u \\ v_1 \\ v_2 \end{bmatrix} = 0 \quad (\text{II.104})$$

The constraint matrix $\underset{\sim}{C}_t = \begin{bmatrix} 1 & 2 & -1 & 0 & 0 & 0 \\ 0 & 1 & -1 & 0 & 0 & -C \\ 0 & 0 & 0 & (\mu+1) & -(\mu+1) & -1 \end{bmatrix}$ (II.105)

and the constraint equation for the three-port is;

$$\begin{bmatrix} 1 & 2 & -1 & 0 & 0 & 0 \\ 0 & 1 & -1 & 0 & 0 & -C \\ 0 & 0 & 0 & (\mu+1) & -(\mu+1) & -1 \end{bmatrix} \begin{bmatrix} \hat{q}_u \\ \hat{q}_1 \\ \hat{q}_2 \\ v_u \\ v_1 \\ v_2 \end{bmatrix} = \underset{\sim}{0} \quad \text{(II.106)}$$

From Eq.(II.106) it is immediately clear that port 1 can be considered as voltage port while port 2 as charge source since the columns corresponding to $(\hat{q}_u, \hat{q}_1, v_2)$ are linearly independent. Therefore, $\hat{q}_u, \hat{q}_1, v_2$ can be found in terms of v_u, v_1 and \hat{q}_2 as:

$$\begin{bmatrix} 1 & 2 & 0 \\ 0 & 1 & -C \\ 0 & 0 & -1 \end{bmatrix} \begin{bmatrix} \hat{q}_u \\ \hat{q}_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} 0 & 0 & -1 \\ 0 & 0 & -1 \\ (\mu+1) & -(\mu+1) & 0 \end{bmatrix} \begin{bmatrix} v_u \\ v_1 \\ \hat{q}_2 \end{bmatrix}$$

and

$$\begin{bmatrix} \hat{q}_u \\ \hat{q}_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} 2C(\mu+1) & -2C(\mu+1) & 1 \\ -C(\mu+1) & C(\mu+1) & -1 \\ -(\mu+1) & (\mu+1) & 0 \end{bmatrix} \begin{bmatrix} v_u \\ v_1 \\ \hat{q}_2 \end{bmatrix} \quad \text{(II.107)}$$

From Eq.(II.107), it may be concluded that port 1 (switch 1) can be considered as voltage source (resp. closed) and port 2 (switch 2) as charge source (resp. open). In this case hybrid matrix exists and the network is solvable which is consistent with result on page 47.

From Eq.(II.106), it can be said that port 1 (resp. switch 1) can be considered as charge source (resp. open) while port 2 (resp. switch 2) as voltage source (resp. closed) since columns corresponding to $(\hat{q}_u, \hat{q}_2, v_1)$ are linearly

independent if $\mu \neq -1$, and hence hybrid matrix exists.

The last possible port combination is that switch 1 and switch 2 are as charge sources since the columns corresponding to \hat{q}_u , v_1 and v_2 are linearly independent if $\mu \neq -1$ and hence the hybrid matrix exists as in the following form:

$$\begin{bmatrix} \hat{q}_u \\ v_1 \\ v_2 \end{bmatrix} = \underset{\approx}{H} \begin{bmatrix} v_u \\ \hat{q}_1 \\ \hat{q}_2 \end{bmatrix}$$

where $\hat{q}_1 = \hat{q}_2 = 0$ and $v_u = u(t)$.

Conclusion:

With the present method, using uncommitted ports, the constraint matrix can always be obtained. The task of determining a proper port combination (nature of the switches i.e., closed or open and nature of sources) and the corresponding hybrid matrix from the constraint equations is simple. As it is seen from the previous example, linearly independent columns will determine the port nature. Consequently, it can easily be determined in which phases an arbitrary SC network possesses a hybrid matrix and all of its variables are solvable.

C H A P T E R I I I

SIGNAL PROCESSING MECHANISM IN TIME DOMAIN

In the time domain the signal processing effects of a switched capacitor network can be immediately understood when considering some special input waveforms. The following corollaries can be given to the theorem on page 14, in Chapter II.

Corollary 1: If a switched capacitor network is excited by an input $\underline{r}(t)$ which is constant \underline{r}_m in each time slot Δ_m then the response $\underline{x}(t)$ is also a constant \underline{x}_m in each time slot Δ_m . (Fig.III.1.a,b).

Proof: By setting $\underline{r}(t)=\underline{r}_m$ in Eq.(II.14) for all t in Δ_m , the right-handside of Eq.(II.14) is constant in Δ_m . Thus also the solution $\underline{x}(t)$ is a constant \underline{x}_m in Δ_m or

$$\underline{F}_m \underline{x}_m = \underline{G}_m \underline{x}_{m-1} + \underline{r}_m \tag{III.1}$$

Corollary 2: If a SC network has zero initial voltage at t_i and is excited by an input $\underline{r}(t)$ which is zero at the end t_m^- of each time slot Δ_m then the response $\underline{x}(t)$ is also zero at the end t_m^- of each time slot Δ_m (Fig.III.1.a,c).

Proof: Starting from $\underline{x}(t_1^-)=0$ it follows inductively from the property of the input and Eq.(II.14) that $0=\underline{x}(t_2^-)=\underline{x}(t_3^-)=\dots$ Plugging this in Eq.(II.14

$$\underline{F}_m \underline{x}(t) = \underline{r}(t) \tag{III.2}$$

is obtained.

The response of a SC network on a piecewise constant input is piecewise constant and on an input which is zero at all t_m^- is also zero at all t_m^- .




Fig. III.1.

Remarks: The underlying reason for the absence of transients in Corollary 1 is the fact that there are no poles in the op-amps and no resistors in the circuit.

Corollary 2 implies that inputs which are zero at the end of each time slot are only subject to a linear static operation which can be different in each phase (no filtering only some amplification or scaling).

These two corollaries motivate immediately a computation of the response $x(t)$ to an input $r(t)$ with zero initial condition via a decomposition of the waveforms (Fig.III.2).

Computation Procedure:

Step 1: Decompose the input $r(t)$ into a waveform $r'(t)$ which is constant in each time slot and a waveform $r^*(t)$ which is zero at the end of each time slot; i.e., for t in Δ_m .

$$\begin{aligned} \underline{r}'(t) &\triangleq \underline{r}(t_{m+1}^-) = \underline{r}_m \\ \underline{r}^*(t) &\triangleq \underline{r}(t) - \underline{r}'(t) \end{aligned} \quad t \in \Delta_m = (t_m, t_{m+1}] \quad (\text{III.3})$$

Step 2: Compute the response of Eq.(II.14) to each input i.e., solve $\underline{x}^*(t)$ and \underline{x}_m from

$$\underline{F}_m \underline{x}^*(t) = \underline{r}^*(t) \quad (\text{III.4.a})$$

and

$$\underline{F}_m \underline{x}_m = \underline{G}_m \underline{x}_{m-1} + \underline{r}_m \quad (\text{III.4.b})$$

Step 3: Combine the results for t in Δ_m

$$\underline{x}(t) = \underline{x}'(t) + \underline{x}^*(t) = \underline{x}_m + \underline{x}^*(t) \quad (\text{III.5})$$

The linear static equation (III.4.a) which relates $\underline{x}^*(t)$ and $\underline{r}^*(t)$ takes into account the effect of the continuous coupling between the input and the output. Eq.(III.4.b) is an N-periodic time-varying linear difference equation which needs only one computation for each time slot. The computation of \underline{x}_m for $m=1,2,\dots$ by Gauss elimination from Eq.(III.4.b) is the basis for the time domain analysis in the program DIANA [13,14].

An important insensitivity property which follows immediately from the theorem on page 14 is that the voltage transfer in a SC network is not modified by a scaling of all capacitors with the same factor α . This is very important since the IC technology can rarely control the absolute values of capacitors better than 20%, while ratios of capacitors can be controlled to within 1%.

Corollary 3: By multiplying all capacitances and all controlling factors of VCQS by α and by multiplying all controlling factors of QCVS by $1/\alpha$, all charges of a SC network are multiplied by α and all voltages remain unchanged.

Natural decomposition of the signals into piecewise constant part and continuous I-O coupling




Fig. III.2.

Computation of The Discrete Time Input-Output Effects (Fig.III.3)

Given \tilde{r}_m the computation of \tilde{x}_m can be done as for time-invariant systems (x). For a time-invariant discrete-time system one computes first the response to an impulse (xx) and then the response to an arbitrary input can be computed by taking its convolution with the impulse response. As for discrete-time signals, the values at the end of each time slot for the input (\tilde{r}_m) and for the output (\tilde{x}_m) are considered. The derivation makes use of the periodicity and of equations (III.4). In order to make this periodicity more explicit the following equation is written for time instances t_{k+1N+1}^- in Δ_{k+1N} which corresponds to phase k.

$$\tilde{F}_k \tilde{x}_{k+1N} = G_k \tilde{x}_{k+1N-1} + \tilde{r}_{k+1N} \quad (\text{III.6})$$

Step 1: For $k=1,2,\dots,N$ compute the sequence of N impulse responses $\tilde{h}_{k,m}$. In other words for zero initial condition $\tilde{x}_0=0$ compute the discrete time response $\tilde{x}_m = \tilde{h}_{m,k}$ on an impulse in phase k, $\tilde{r}_k=1, \tilde{r}_m=0 \ m \neq k$ (different impulses on all inputs if there are more inputs).

Step 2: Decompose the discrete time values of any arbitrary input \tilde{r}_m into N signals $\tilde{r}_{1+1N}, \tilde{r}_{2+1N}, \dots, \tilde{r}_{(1+1)N}$, one for each phase.

Step 3: The response \tilde{x}_{i+1N} in phase i is then the combination of the effects of the inputs in each of the N phases

$$\tilde{x}_{1+kN} = \sum_{i=1}^N \sum_{n=0}^1 \tilde{h}_{1+nN,i} \tilde{r}_{i+(k-n)N} \quad (\text{III.7})$$

Observe that each of the square brackets is a discrete time convolution between the input values \tilde{r}_{i+kN} in phase i and impulse response $\tilde{h}_{1+kN,i}$ in phase l for an impulse in phase i.

Computation of the discrete time input-output effects at the end of the time slots, $N=3$




Fig. III.3.

Additional Notes:

(x) In the following figure a discrete system governed by linear, time-invariant difference equation is shown.



Fig.III.4.

Where $h(k)$ is the impulse response (weighting sequence) of the discrete system [10] and

$$x(k) = \sum_{m=-\infty}^{+\infty} h(k-m)r(m)$$

which is described in the z-domain by

$$X(z) = H(z)R(z).$$

(xx) In discrete systems, sequences of numbers are considered rather than functions of continuous-time; therefore the Kronecker Delta Sequence is used as the impulse function which is

$$\delta_j(k) = \begin{cases} 1 & k=j \\ 0 & k \neq j. \end{cases}$$

CHAPTER IV

ANALYSIS AND SIGNAL PROCESSING MECHANISM OF LINEAR MULTIPHASE SC NETWORKS IN THE Z-DOMAIN

In this chapter, the analysis and signal processing mechanism of linear multi-phase SC networks in the z-domain will be given.

Since Eq.(II.14) is time varying, the z-transform techniques are not readily applicable. Fortunately Eq.(II.14) is periodic and a method of Jury can be adapted [11, page 57].

Partition the sequence of values at the end of each time slot $x_1, x_2, \dots, x_N, x_{N+1}, \dots$ (resp. $r_1, r_2, \dots, r_N, r_{N+1}, \dots$) into N different sequences each having the same phase:

$$\tilde{x}_1, \tilde{x}_{N+1}, \tilde{x}_{2N+1}, \dots \quad \text{phase 1}$$

$$\tilde{x}_2, \tilde{x}_{N+2}, \tilde{x}_{2N+2}, \dots \quad \text{phase 2}$$

$$\tilde{x}_N, \tilde{x}_{2N}, \tilde{x}_{3N}, \dots \quad \text{phase N}$$

Then

$$\tilde{x}_k(z) \triangleq Z \left\{ \tilde{x}_{k+1N} \right\} \triangleq \sum_{l=0}^{\infty} \tilde{x}_{k+1N} z^{-l} \quad (\text{IV.1})$$

where $k=1, 2, \dots, N$ (Fig.IV.1) and $z=e^{j\omega T}$. (T is the sampling period).


$$\tilde{r}_k(z) \triangleq Z \left\{ \tilde{r}_{k+1N} \right\} \triangleq \sum_{l=0}^{\infty} \tilde{r}_{k+1N} z^{-l} \quad (\text{IV.2})$$

Theorem IV.1: The linear T-periodic SC network described by Eq.(II.14) is described in the z-domain by



$$\begin{bmatrix} \tilde{F}_1 & 0 & 0 & \dots & -\tilde{G}_1 z^{-1} \\ -\tilde{G}_2 & \tilde{F}_2 & 0 & & \vdots \\ 0 & -\tilde{G}_3 & \tilde{F}_3 & & \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & -\tilde{G}_N & \tilde{F}_N & \end{bmatrix} \begin{bmatrix} \tilde{x}_1(z) \\ \tilde{x}_2(z) \\ \tilde{x}_3(z) \\ \vdots \\ \tilde{x}_N(z) \end{bmatrix} = \begin{bmatrix} \tilde{r}_1(z) \\ \tilde{r}_2(z) \\ \tilde{r}_3(z) \\ \vdots \\ \tilde{r}_N(z) \end{bmatrix} \quad (\text{IV.3})$$

How to z-transform the signals of a switched capacitor circuit? (N=3)


decompose into N=3 phases



$$\longrightarrow X_1(z) = \sum_{l=0}^{\infty} x_{1+lT} z^{-l}$$



$$\longrightarrow X_2(z) = \sum_{l=0}^{\infty} x_{2+lT} z^{-l}$$



$$\longrightarrow X_3(z) = \sum_{l=0}^{\infty} x_{3+lT} z^{-l}$$

Fig.IV.1.

Proof: Multiply the time equations (III.6) by z^{-1} and take the sum for l with $\tilde{x}_0 = 0$

$$\underbrace{\sum_{l=0}^k \tilde{x}_{k+1N} z^{-1}}_{z\text{-transform of sequence of phase } k: \tilde{X}_k(z)} = \underbrace{\sum_{l=0}^k \tilde{x}_{k-1+1N} z^{-1}}_{\text{if } k > 1 \Rightarrow \tilde{X}_{k-1}(z)} + \underbrace{\sum_{l=0}^k \tilde{r}_{k+1N} z^{-1}}_{z\text{-transform of sequence of phase } k: \tilde{R}_k(z)} \quad (\text{IV.4})$$

if $k=1 \Rightarrow z^{-1} \tilde{X}_N(z)$ (x)

By plugging the Eqs.(IV.4) for $k=1,2,..N$ into one matrix equation Eq.(IV.3) is obtained.

It is seen from Eq.(IV.3) that the z -transforms of the N phases of input and output are related by linear equations with many zero submatrices and that z^{-1} only enters in the upper right submatrix.

The signal processing mechanism exhibited by the matrix in Eq.(IV.3) is a combined effect of linear combinations in each phase and a transportation from one phase to the next and so on until the last phase influences the first (circulation effect).

The N phases of the output can now be easily obtained by inverting the matrix in Eq.(IV.3). This inverse matrix is called the z -domain transfer matrix.

Corollary IV.1: The N z -transforms $\tilde{X}_k(z)$ of the outputs are given in terms of the z -transforms of the inputs

$$\begin{bmatrix} \tilde{X}_1(z) \\ \tilde{X}_2(z) \\ \vdots \\ \tilde{X}_N(z) \end{bmatrix} = \begin{bmatrix} \tilde{H}_{1,1}(z) & \tilde{H}_{1,2}(z) & \dots & \tilde{H}_{1,N}(z) \\ \tilde{H}_{2,1}(z) & \tilde{H}_{2,2}(z) & \dots & \tilde{H}_{2,N}(z) \\ \vdots & \vdots & \ddots & \vdots \\ \tilde{H}_{N,1}(z) & \tilde{H}_{N,2}(z) & \dots & \tilde{H}_{N,N}(z) \end{bmatrix} \begin{bmatrix} \tilde{R}_1(z) \\ \tilde{R}_2(z) \\ \vdots \\ \tilde{R}_N(z) \end{bmatrix} \quad (\text{IV.5})$$

where the matrix in Eq.(IV.5) is the inverse of that in Eq.(IV.3), and is a rational matrix in z . Moreover $\tilde{H}_{i,k}(z)$ is the z -trans-

$$(x): \quad Z \left\{ \tilde{x}_{k+(1-1)N} \right\} = z^{-1} \tilde{X}_k(z) \quad \text{if } \tilde{x}_i = 0, \quad i \leq 0$$

form of the impulse response matrices $\underline{h}_{i+1N,k}$.

Proof: Eq.(IV.5) follows from Eq.(IV.3). In fact, the z-transform converts the convolution in Eq.(III.7) into a product (IV.5).

$$\begin{aligned} \underline{x}_{k+1N} &= \sum_{i=1}^N \left\{ \underline{h}_{k+1N,i} * \underline{x}_{i+1N} \right\} \\ Z \left\{ \underline{x}_{k+1N} \right\} &= \sum_{i=1}^N Z \left\{ \underline{h}_{k+1N,i} * \underline{x}_{i+1N} \right\} \\ \underline{X}_k(z) &= \sum_{i=1}^N \underline{H}_{k,i}(z) \cdot \underline{R}_i(z) \end{aligned} \quad (IV.6)$$

The submatrices $\underline{H}_{i,k}$ of the z-domain transfer matrix, allow a very simple interpretation. Up to this point, the SC network was considered as a discrete device which transforms the input sequences of samples at t_m^- , $m=1,2,\dots$ of the voltage sources and charge sources into the output sequences of samples of voltages or charges at t_m^- , $m=1,2,\dots$. If only nonzero sources are applied during time slots $k, k+N, k+2N, \dots$ and if the outputs are only observed during time slots $i, i+N, i+2N, \dots$ then $\underline{H}_{i,k}(z)$ relates the z-transform of this input sequence to this output sequence, i.e., $\underline{X}_i(z) = \underline{H}_{i,k}(z) \underline{R}_k(z)$ and it relates inputs at phase k to outputs at phase i .

In other words $\underline{H}_{i,k}(z)$ is the z-transform of $\underline{h}_{i+1N;k}$, $l=0,1,\dots$ i.e, the responses observed during time slots $i, i+N, i+2N, \dots$ to unit input applied during time slot k .

Corollary IV.2: The z-domain transfer matrix completely characterizes the behavior of a SC circuit. The response to the piecewise constant part of the input is given by Eq.(IV.5) in the z-domain. The continuous input-output coupling is given for t in Δ_{k+1N} by

$$\underline{x}^*(t) = \underline{H}_{k,k}(\infty) \underline{r}^*(t) \quad (IV.7)$$

Proof: By setting $z=\infty$ in (IV.3) $F_{k,k} = H_{k,k}^{-1}(\infty)$ is found. Then Eq. (IV.7) follows from Eq. (III.4.a).

One can wonder whether there exists a time-invariant network of impedances which is described by Eqs. (IV.3) and (IV.5) and whether such a network can be derived immediately from the SC network. The key ideal in obtaining such an equivalent network is to convert the N phases of one branch into N different branches. This converts the different instances of time into different locations in space. The following intrinsic N-port called a generalized circulator with constant G is defined by

$$\begin{bmatrix} Q_1(z) \\ Q_2(z) \\ \vdots \\ Q_N(z) \end{bmatrix} = \begin{bmatrix} 0 & & & -Gz^{-1} \\ -G & 0 & & \\ & -G & 0 & \\ & & \ddots & \ddots \\ & & & -G & 0 \end{bmatrix} \begin{bmatrix} v_1(z) \\ v_2(z) \\ v_3(z) \\ \vdots \\ v_N(z) \end{bmatrix} \quad (IV.8)$$

Construction of The Equivalent Circuit of a SC Network:

Step 1: For each of the N phases (i.e. N time slots in one period) a network is drawn with the switches in the correct position for this time slot.

Step 2: The N-networks are interconnected by generalized circulators as follows. For each capacitor C_i in the original circuit, a circulator constant is C_i . Port 1 of this circulator is connected to the corresponding capacitor of the first circuit, port 2 to that of the second circuit and so on.




Fig. IV.2. Generalized circulator with constant G.

It is easy to check that the resulting network is described by Eq.(IV.3) (See the example (IV.1)).

For 2-phase SC networks this equivalent circuit corresponds to the gyrator of the link two port in [9] .

Example IV.1: Consider the circuit in Fig.II.8(b) on page 36. Its equivalent circuit using circulators is




Fig.IV.1.

where $V_{ik}(z)$ is the z-transform of the i-th node voltage values at the end of each time slot of phase k according to Eq.(IV.1) which is

$$V_{ik}(z) \triangleq \sum_{l=0}^{\infty} v_i(t_{k+lN+1}^-) z^{-l}, \quad k=1,2. \quad (IV.9)$$

and $\hat{Q}_{uk}(z)$ (resp. $\hat{Q}_{Dk}(z)$) is the z-transform of the voltage source charges (resp. dependent voltage source) for phase k.

After the above definitions, the z-domain equations can be obtained as follows.

KQL for node 1 in phase 1 and its z-transform yields:

$$\hat{Q}_{c11}(z) = -C_1 V_{21}(z) + \hat{Q}_{u1}(z). \quad (IV.10)$$

Using the definition of the circulator C_1

$$\hat{Q}_{c11}(z) = C_1 z^{-1} V_{22}(z) \quad (\text{IV.11})$$

in Eq.(IV.10)

$$\hat{Q}_{u1}(z) = -C_1 V_{21}(z) - C_1 z^{-1} V_{22}(z) \quad (\text{IV.12})$$

is obtained.

KQL for node 4 in phase 1 and its z-transform yields:

$$\hat{Q}_{c21}(z) = C_2 [V_{31}(z) - V_{41}(z)] - \hat{Q}_{D1}(z) \quad (\text{IV.13})$$

By the definition of the circulator C_2

$$\hat{Q}_{c21}(z) = -C_2 z^{-1} [V_{32}(z) - V_{42}(z)] \quad (\text{IV.14})$$

Combining Eqs.(IV.13) and (IV.14)

$$-\hat{Q}_{D1}(z) + C_2 V_{31}(z) - C_2 V_{41}(z) + C_2 z^{-1} V_{32}(z) - C_2 z^{-1} V_{42}(z) = 0 \quad (\text{IV.15})$$

results.

KQL for node 3 in phase 1 and its z-transform yields.

$$\hat{Q}_{c21}(z) = C_2 [V_{31}(z) - V_{41}(z)] \quad (\text{IV.16})$$

Combining Eqs.(IV.16) and (IV.14) yields:

$$C_2 V_{31}(z) - C_2 V_{41}(z) + C_2 z^{-1} V_{32}(z) - C_2 z^{-1} V_{42}(z) = 0 \quad (\text{IV.17})$$

The node voltage equality in phase 1 yields:

$$V_{11}(z) = V_{21}(z) \quad (\text{IV.18})$$

KVL requires that for phase 1 and 2

$$V_{11}(z) = U_1(z) \quad (\text{IV.19})$$

$$V_{12}(z) = U_2(z) \quad (\text{IV.20})$$

The constitutive equation for VCVS in phase 1 and 2 yields:

$$V_{41}(z) = -a V_{31}(z) \quad (\text{IV.21})$$

$$V_{42}(z) = -a V_{32}(z) \quad (\text{IV.22})$$

The node voltage equality for phase 2 yields

$$V_{22}(z) = V_{32}(z) \quad (\text{IV.23})$$

The KQL for node 2 in phase 2 yields

$$\hat{Q}_{c12}(z) = C_1 V_{32}(z) + C_2 [V_{32}(z) - V_{42}(z)] + \hat{Q}_{c22}(z) \quad (\text{IV.24})$$

From the definition of the circulator

$$\hat{Q}_{c22}(z) = C_2 [V_{41}(z) - V_{31}(z)] \quad (\text{IV.25})$$

$$\hat{Q}_{c12}(z) = C_1 V_{21}(z) \quad (\text{IV.26})$$

Eq.(IV.24), Eq.(IV.25) and Eq.(IV.26) yields:

$$C_1 V_{21}(z) - C_1 V_{22}(z) - C_2 [V_{22}(z) - V_{42}(z)] - C_2 [V_{41}(z) - V_{31}(z)] = 0 \quad (\text{IV.27})$$

The KQL for node 4 in phase 2 yields

$$\hat{Q}_{c22}(z) = \hat{Q}_{D2}(z) + C_2 [V_{42}(z) - V_{32}(z)] \quad (\text{IV.28})$$

Eq.(IV.28) and Eq.(IV.25) yields:

$$C_2 V_{41}(z) - C_2 V_{31}(z) - C_2 V_{42}(z) + C_2 V_{32}(z) - \hat{Q}_{D2}(z) = 0 \quad (\text{IV.29})$$

KQL for node 1 in phase 2 requires

$$\hat{Q}_{u2}(z) = 0 \quad (\text{IV.30})$$

Finally, combining Eqs. (IV.12), (IV.15), (IV.17), (IV.23), (IV.27), (IV.29) and (IV.30) properly in a single matrix yields:

$$\begin{bmatrix}
 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
 0 & c_1 & 0 & 0 & 1 & 0 & 0 & -c_1 z^{-1} & 0 & 0 & 0 & 0 \\
 0 & 0 & c_2 & -c_2 & 0 & 0 & 0 & 0 & -c_2 z^{-1} & c_2 z^{-1} & 0 & 0 \\
 0 & 0 & -c_2 & c_2 & 0 & 1 & 0 & 0 & c_2 z^{-1} & -c_2 z^{-1} & 0 & 0 \\
 1 & -1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
 0 & 0 & a & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
 \hline
 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\
 0 & c_1 & c_2 & -c_2 & 0 & 0 & 0 & -(c_1+c_2)z^{-1} & c_2 & 0 & 0 & 0 \\
 0 & 0 & -c_2 & c_2 & 0 & 0 & 0 & 0 & c_2 & -c_2 & 0 & -1 \\
 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -1 & 0 & 0 & 0 \\
 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & a & 1 & 0 & 0
 \end{bmatrix}
 =
 \begin{bmatrix}
 V_{11}(z) \\
 V_{21}(z) \\
 V_{31}(z) \\
 V_{41}(z) \\
 \hat{Q}_{u1}(z) \\
 \hat{Q}_{D1}(z) \\
 \hline
 V_{12}(z) \\
 V_{22}(z) \\
 V_{32}(z) \\
 V_{42}(z) \\
 \hat{Q}_{u2}(z) \\
 \hat{Q}_{D2}(z)
 \end{bmatrix}
 =
 \begin{bmatrix}
 U_1(z) \\
 0 \\
 0 \\
 0 \\
 0 \\
 0 \\
 \hline
 U_2(z) \\
 0 \\
 0 \\
 0 \\
 0 \\
 0
 \end{bmatrix}
 \quad (\text{IV.31})$$

Example IV.2: Now, consider the circuit of Fig.II.2(a) on page 9. Its equivalent circuit using circulators is




Fig.IV.2.

where superscripts o and e denote odd and even respectively. Even and odd phases have already been explained on page 9.

KQL for node A in odd phase yields

$$\hat{Q}_{c1o}(z) = C_1 [U_o(z) - V_o(z)] - C_2 V_o(z) - \hat{Q}_{c2o}(z) \quad (IV.32)$$

Using the definition of the circulator \$C_1\$

$$\hat{Q}_{c1o}(z) = 0 \quad (IV.33)$$

KQL for node A in even phase gives

$$\hat{Q}_{c2e}(z) = C_2 V_e(z) \quad (IV.34)$$

From the definition of the circulator, \$C_2\$

$$\hat{Q}_{c2e}(z) = -C_2 V_o(z) \quad (IV.35)$$

$$\hat{Q}_{c2o}(z) = C_2 z^{-1} V_e(z) \quad (IV.36)$$

Eq.(IV.34) and Eq.(IV.35) yields:

$$V_e(z) = -V_o(z) \quad (\text{IV.37})$$

Combining Eqs.(IV.32), (IV.33), (IV.36) and (IV.37) yields:

$$C_1 V_o(z) = (C_1 + C_2) V_o(z) + C_2 z^{-1} V_e(z) \quad (\text{IV.38})$$

Therefore

$$H_{oo}(z) \triangleq \frac{V_o(z)}{U_o(z)} = \frac{1}{\left(1 + \frac{C_2}{C_1}\right) - \left(\frac{C_2}{C_1}\right) z^{-1}} \quad (\text{IV.39})$$

and

$$H_{oe}(z) \triangleq \frac{V_e(z)}{U_o(z)} = H_{oo}(z) \quad (\text{IV.40})$$

Now, it can be answered that why this circuit is called as the low pass circuit.

The Euler approximation (see page 525, [12]) implies

$$z^{-1} = 1 - sT \quad \text{for } \omega T \ll 1, \text{ where } s = j\omega,$$

then the corresponding analog filter can be found from $H_{oo}(z)$ by the Euler approximation as:

$$H(s) = \frac{1}{\left(1 + \frac{C_2}{C_1}\right) - \left(\frac{C_2}{C_1}\right)(1 - sT)} = \frac{1}{1 + s\left(\frac{C_2}{C_1}\right)T}$$

which corresponds to analog low-pass filter.

Remarks: The low-pass digital filter obtained by the Euler mapping procedure from a low-pass analog filter will have about the same pass-band frequency characteristics as that of the original low-pass analog filter, provided that the sampling period T is sufficiently small.

For more information, see the appendix.

CHAPTER V

TWO-PORT ANALYSIS OF SWITCHED CAPACITOR NETWORKS USING FOUR-PORT EQUIVALENT CIRCUITS IN THE Z^* -DOMAIN^(x)

After the z -domain analysis of multiphase SC networks and the general equivalent circuit, two port analysis of SC networks using Four Port Equivalent Circuits [9] in the z^* -domain will be given in this chapter. Throughout this chapter, the switches are assumed to change position periodically at even and odd switching times^(xx). With the four port equivalent circuit representation, the traditional two port analysis tools, such as the transmission matrix and two-port transfer functions can be used conveniently. Throughout this chapter only piecewise-constant inputs are considered and it is assumed that the capacitors of the network are not charged continuously but instantaneously at the switching instants. Since no resistors are assumed in the network there is no dispersion of the charging process and the capacitor voltages can be assumed to change instantaneously in steps.

V.1. Building Block Analysis of SC-Networks

Any passive SC network can be constructed with the six basic building block shown in Fig.V.1.

The nonswitched shunt capacitor and its dual are the only storage elements in SC network. Periodically switched capacitors act like resistors, since their memory is destroyed

(x) Through out this chapter z is defined to be equal to $e^{j\omega T/2}$ (i.e., $z^* = e^{j\omega T/2}$).

(xx) The definitions for the odd and even phases have been given on page 9.




Fig.V.1. The six basic components (building blocks) in SC networks during the closing period of the switch. This can be demonstrated using Fig.IV.2 as follows:




Fig.V.2.

$v_n = v(t_{n+1}^-)$; in $\Delta_n = (t_n, t_{n+1}]$ the switch is open.

$$\hat{q}_n = q(t_{n+1}^-) - q(t_n^-) \quad (V.1)$$

$\hat{q}_n = C [v_n - v_{n-1}]$ where $v_{n-1} = 0$ since the switch is closed in Δ_{n-1} .

$$\hat{q}_n = C v_n$$

It is seen that in voltage-charge domain a capacitor with a switch across it, as in Fig.V.2 behaves exactly like an equivalent resistor whose value is

$$R_{eq} [\Omega] = \frac{1}{C} \quad (V.2)$$

The ideal switches can be considered as zero-valued capacitors with a switch in parallel. By connecting this building blocks in tandem or by combining parallel, serial and tandem connections of the building blocks, arbitrary higher order passive SC networks can be obtained.

V.2. Four-Port Equivalent Circuits of Passive SC Building Blocks

Shunt Capacitor

The shunt capacitor shown in Fig.V.3 can be described as a two-port in the time domain by applying the nodal charge equations as follows:




Fig.V.3. Shunt capacitor and its two-port equivalent circuit in the \$z^*\$-domain.

$$\hat{v}_{1n} = \hat{v}_{2n} \quad n=0,1,2,\dots$$

(V.3)

$$C\hat{v}_{1n} = \hat{q}_{1n} - \hat{q}_{2n} + C\hat{v}_{1(n-1)}$$

or in the \$z^*\$-domain in matrix form

$$\begin{bmatrix} V_1(z^*) \\ \hat{Q}_1(z^*) \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ C(1-z^{*-1}) & 1 \end{bmatrix} \begin{bmatrix} V_2(z^*) \\ \hat{Q}_2(z^*) \end{bmatrix}$$

(V.4)

The matrix in Eq.(V.4) can be interpreted as an equivalent two-port as shown in Fig.V.3. It consists of two components namely, a conductance

$$G^e = C$$

(V.5.a)

and a storage element

$$G^0 = -C z^{-1} \tag{V.5.b}$$

The storage element G^0 or "storistor" has the property of delaying the charge flowing through it by one delay unit z^{-1} with respect to a voltage sample applied across the element.

Eq.(V.4) can be re-written by using Eq.(V.5) as follows:

$$\begin{bmatrix} V_1(z^*) \\ \hat{Q}_1(z^*) \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ G^e + G^0 & 1 \end{bmatrix} \begin{bmatrix} V_2(z^*) \\ \hat{Q}_2(z^*) \end{bmatrix} \tag{V.6.a}$$

By observing that

$X^0(z^*)Y^0(z^*)=W^e(z^*)$, $X^e(z^*)Y^e(z^*)=W^o(z^*)$, $X^e(z^*)Y^0(z^*)=W^o(z^*)$ and with $\hat{Q}_i(z^*)=\hat{Q}_i^e(z^*)+\hat{Q}_i^o(z^*)$ and $V_i(z^*)=V_i^e(z^*)+V_i^o(z^*)$ (x) the four-port transmission matrix for a shunt capacitor is obtained from Eq.(V.6.a), namely

$$\begin{bmatrix} V_{1e}(z^*) \\ V_{1o}(z^*) \\ \hat{Q}_{1e}(z^*) \\ \hat{Q}_{1o}(z^*) \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ G^e & G^0 & 1 & 0 \\ G^0 & G^e & 0 & 1 \end{bmatrix} \begin{bmatrix} V_{2e}(z^*) \\ V_{2o}(z^*) \\ \hat{Q}_{2e}(z^*) \\ \hat{Q}_{2o}(z^*) \end{bmatrix} \tag{V.6.b}$$

The remaining task is to find an equivalent four-port circuit for Eq.(V.6.b). The input and output voltages in the even as well as in the odd path of this four-port must be

(x) By definition

$$V_{ie}(z^*) = v_{i0} + v_{i2}z^{*-2} + v_{i4}z^{*-4} + \dots$$

$$V_{io}(z^*) = v_{i1}z^{*-1} + v_{i3}z^{*-3} + v_{i5}z^{*-5} + \dots$$

and as a result of the definition of z-transform given in Eq.(IV.1), the following relations hold

$$V_{ie}(z^*) = V_{ie}(z) \quad \text{where } z = z^{*2}$$

$$V_{io}(z^*) = z^{-1/2} V_{io}(z)$$

equal, (i.e., $v_{1e}=v_{2e}$, $v_{1o}=v_{2o}$).

Furthermore, from Eq.(V.6.b), the even and odd parts are related as follows:

$$\begin{bmatrix} \hat{Q}_{1e} \\ \hat{Q}_{1o} \end{bmatrix} = \begin{bmatrix} G^e & G^o \\ G^o & G^e \end{bmatrix} \begin{bmatrix} v_{2e} \\ v_{2o} \end{bmatrix} + \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} \hat{Q}_{2e} \\ \hat{Q}_{2o} \end{bmatrix}$$

or

$$\begin{bmatrix} \hat{Q}_{1e} - \hat{Q}_{2e} \\ \hat{Q}_{1o} - \hat{Q}_{2o} \end{bmatrix} = \begin{bmatrix} \hat{Q}_e \\ \hat{Q}_o \end{bmatrix} = \begin{bmatrix} G^e & G^o \\ G^o & G^e \end{bmatrix} \begin{bmatrix} v_{2e} \\ v_{2o} \end{bmatrix} \tag{V.7}$$

Eq.(V.7) can now be interpreted as the two-port shown in Fig.V.4, the Π -configuration was chosen for convenience, since it yields simple expressions for the elements. By redrawing the equivalent circuit shown in Fig.V.5 one obtains the final four-port equivalent circuit for the shunt capacitor as shown in Fig.V.5, and Table 1.




Fig.V.4. Two-port equivalent circuit for Eq.(V.6). Link between even and odd path for shunt capacitor.




Fig.V.5. Four-port equivalent circuit for shunt capacitor.

Other equivalent circuits for the basic components in Table V.1 can be easily obtained by using the above procedure (i.e., taking z^* -transforms of the nodal charge equations).




Fig.V.6. Gyrator equivalent circuit for the link two-port (LTP) in storage elements.

Active Elements and Sources:

Controlled Sources: The simplest active element in SC network is a voltage-controlled voltage source. It has no storage property. Its four-port equivalent circuit in z^* -domain is shown in Fig.V.7.




TABLE V.1.

Equivalent Circuits for Six Basic Elements In SC Filters.




Fig.V.7. Four-port equivalent circuit of VCVS.

A charge-controlled voltage source in an SC network is more complex, since it must have the property of a capacitor, namely that of building up a voltage in response to a charge surge \hat{q}_n . It must therefore follow the equation

$$\frac{1}{C} \hat{q}_n = v_n - v_{n-1}$$

If the memory is periodically erased by a switch (similar to an SC) then above equation reduces to

$$v_n = \frac{1}{C} \hat{q}_n; \quad v_{n-1} = 0$$

where n is either only even or only odd.




Fig.V.8(a). CCVS with storage.

(b). Its four-port equivalent circuit.

Driving Voltage Sources:

Throughout this analysis, it has been assumed that an SC network must be driven from a sampled voltage or charge source. This is achieved by sampling a continuous source by a periodically operated switch.

The impedance of a voltage source must be very small, that of a charge source very large in order to guarantee an instantaneous voltage buildup across the capacitor of the SC network.

If the source is to have a finite source resistance this can be simulated by an SC combination of Table V.1 (fourth figure).

Driving Charge Sources:

Thevenin's theorem is applicable to SC networks. The charge source corresponding to $v_o(t)$ with source resistance

$$R_s = \frac{1}{C_s}$$

$$\hat{q}_n = \frac{v_n}{R_s} = v_n \cdot C_s$$




Fig.V.9. Thevenin's equivalence for SC network sources.

Fig.V.9(a) is equivalent to the Fig.V.10(a) by using Table V.1.




Fig.V.10.

Fig.V.9(b) is equivalent to the Fig.V.10(b)




Fig.V.10(b).

Applying Thevenin theorem to both circuits it is seen that $R_{th}^e = \frac{1}{C_s}$ for the even path and $R_{th}^o = \infty$ for the odd path.

V.3. Cascading SC Building Blocks

The four-port equivalent circuits for the basic SC building blocks can be connected in cascade. A cascade of shunt or series capacitors, i.e., storage elements, merely leads to a parallel (or series) connection of LTP's without providing any filtering effect. However, alternating the tandem connection of storage elements with switched elements results in SC networks that are suitable for filtering purposes.

In Fig.V.11., the cascade connection of m alternating shunt capacitors and series switches and its four-port equivalent circuit is shown. Notice that the timing of the switches alternates along the chain. This leads to the alternating position of R_{∞} 's (R_{∞} is an open circuit) in the even and odd path. Since, the charges, through the R_{∞} 's are zero the signal alternates between even and odd paths. The network therefore corresponds to a straight tandem connection of all LTP's which can be unfolded into a regular two-port network.

Other topologies can be obtained by cascading storage capacitors with SC's as shown in Figs. V.12(a) and V.13(b).





Fig.V.11(a). Cascade of alternating series switches and shunt capacitors.
 (b). Four-port equivalent circuit.






Fig.V.12(a). Cascade of shunt capacitors and switched series capacitors. (b). Four-port equivalent circuit.
 (c). Final ladder equivalent circuit.




Fig.V.13.(a). Cascade of series capacitors and switched shunt capacitors.(b). Four-port equivalent circuit. (c). Final ladder equivalent circuit.

V.4. Two-Port Analysis of SC-Networks

Cascade Analysis of Building Blocks

As it has been observed that, the SC network in Fig.V.11(a) can be reduced to an equivalent two-port which resembles the tandem connection of LTP's as shown in Fig.V.14(a).

The two-port equivalent circuits for the SC networks in Fig.V.12(a) and V.13(a) can be reduced to the ones shown in Fig.V.14(b) and V.14(c) respectively. By expressing the open circuit input impedance of the LTP's in terms of their elements, the analysis of the two-ports in Fig.V.14(b) and V.14(c) reduces to that of a simple ladder structure. Using




Fig.V.14. Two-port equivalent circuits of SC ladder networks
 (a) Corresponding to Fig.V.11. (b). Corresponding to Fig.V.12. (c). Corresponding to Fig.V.13.

the gyrator representation for the LTP as in Fig.V.6, its open circuit input impedance can be derived (see Fig.V.15).




Fig.V.15. Open circuit input impedance of LTP derived via gyrator equivalent circuit.

By inspection the following is obtained

$$Z_{in} = \frac{V_1}{\hat{Q}_1} = \frac{G^e}{G^e z^2 - G^0 z^2} = C^{-1} \frac{1}{1 - z^{r-2}} \quad (V.8)$$

The final two-port equivalent circuits for the SC ladder networks shown in Figs.V.12(a) and V.13(a) are shown in Figs.(V.12(c) and V.13(c)).

In order to continue the cascade analysis of LTP's as shown in Fig.V.14(a) it is necessary to derive the transmission matrix for one LTP. This can be achieved by obtaining the ABCD matrix from the y-matrix in Eq.(V.7).

$$\begin{bmatrix} V_1 \\ \hat{Q}_1 \end{bmatrix} = \begin{bmatrix} -\frac{G^e}{G^o} & -1/G^o \\ G^o - \frac{G^{e2}}{G^o} & -\frac{G^e}{G^o} \end{bmatrix} \begin{bmatrix} V_2 \\ \hat{Q}_2 \end{bmatrix} \quad (V.9)$$

and with Eqs.(V.5)

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix}_{LTP} = \begin{bmatrix} z^* & z^*/C \\ z^*C(1-z^{*-2}) & z^* \end{bmatrix} \quad (V.10)$$

The transmission matrix of an entire chain of m LTP's is now obtained by multiplying the transmission matrices of the m individual LTP's, thus

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix}_m = \prod_{i=1}^m \begin{bmatrix} z^* & z^*/C_i \\ z^*C_i(1-z^{*-2}) & z^* \end{bmatrix} \quad (V.11)$$

For m=2 Eq.(V.11) yields

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix}_2 = \begin{bmatrix} z^{*2} \left(1 + \frac{C_2}{C_1}(1-z^{*-2}) \right) & z^{*2} \left(\frac{1}{C_1} + \frac{1}{C_2} \right) \\ (z^{*2}C_1 + C_2(1-z^{*-2})) & z^{*2} \left(1 + \frac{C_1}{C_2}(1-z^{*-2}) \right) \end{bmatrix}$$

This matrix represents the Π -configuration shown in Fig.V.16.




Fig.V.16. Π -equivalent circuit cascade of two LTP's.

General Two-Port Transfer Function

The previously described two-port analysis was restricted to cases where building blocks are cascaded by tracing the signal flow through the four-port equivalent circuit. This is possible only if the signal is transmitted along either the odd or even path, or if it alternates from one path to the other. When the signal is transmitted through the even and odd path and when LTP's are present, a more general approach should be used.

For the general case the two-phase SC network may be considered as a two-port with an input signal and an output signal in the time domain (Fig.V.17(a)).




Fig.V.17(a). Time domain equivalent system.




Fig.V.17(b). Frequency domain equivalent system.

The sample and hold circuit in Fig.V.17 restores the finite pulsewidth for each discrete value coming out of the sampled-data system [10]. Then by Fig.V.17, the output voltage $V_2(z^*)$ can be expressed in terms of the even and odd part of sampled input function $V_1(z^*)$ as

$$V_2(z^*) = V_2^e(z^*) + V_2^o(z^*) = V_1^e [H^{ee} + H^{eo}] + V_1^o [H^{oo} + H^{oe}] \quad (V.12)$$

For a uniformly sampled sinusoidal input signal $V_1 e^{j\omega_0 n\tau}$ the z^* -transformed function is given by

$$V_1(z^*) = \sum_{n=0}^{\infty} V_1 e^{j\omega_0 n\tau} z^{*-n} = \frac{V_1 z^*}{z^* - e^{j\omega_0 \tau}} \quad (V.13)$$

The even and odd part can be determined as follows [5]

$$\begin{aligned} V_1^e(z^*) &= \frac{1}{2} [V_1(z^*) + V_1(-z^*)] = \frac{V_1}{2} \left[\frac{z^*}{z^* - e^{j\omega_0 \tau}} + \frac{-z^*}{-z^* - e^{j\omega_0 \tau}} \right] \\ &= V_1 \frac{z^{*2}}{z^{*2} - e^{j2\omega_0 \tau}} \end{aligned} \quad (V.14.a)$$

and

$$\begin{aligned} V_1^o(z^*) &= \frac{1}{2} [V_1(z^*) - V_1(-z^*)] = \frac{V_1}{2} \left[\frac{z^*}{z^* - e^{j\omega_0 \tau}} - \frac{-z^*}{-z^* - e^{j\omega_0 \tau}} \right] \\ &= V_1 \frac{z^* e^{j\omega_0 \tau}}{z^{*2} - e^{j2\omega_0 \tau}} \end{aligned} \quad (V.14.b)$$

Substituting V_1^e and V_1^o into Eq.(V.12)

$$\begin{aligned} V_2(z^*) &= V_1 \frac{z^{*2}}{z^{*2} - e^{j2\omega_0 \tau}} \cdot \left\{ H_{ee}(z^*) + H_{eo}(z^*) + \right. \\ &\quad \left. + e^{j\omega_0 \tau} z^{*-1} [H_{oo}(z^*) + H_{oe}(z^*)] \right\} \end{aligned} \quad (V.15)$$

is obtained.

After dividing Eq.(V.15) by (V.13), the overall transfer function of the sampled-data system in the z-domain is:

$$\frac{V_2(z^*)}{V_1(z^*)} = \frac{H_{ee} + H_{eo} + e^{j\omega_0 \tau} z^{*-1} [H_{oo} + H_{oe}]}{1 + e^{j\omega_0 \tau} z^{*-1}} \quad (V.16)$$

Finally, multiplying this frequency response with, the response of the sample and hold device [9]

$$F(\omega) = \frac{\text{Sin } \frac{\omega\tau}{2}}{\omega\tau} e^{j\omega\tau/2} \quad (V.17)$$

the overall transfer function can be established

$$H_{\text{Total}}(\omega) = \left\{ \frac{H^{ee}(e^{j\omega\tau}) + H^{eo}(e^{j\omega\tau}) + [H_{oo}(e^{j\omega\tau}) + \frac{H_{oe}(e^{j\omega\tau}) e^{j(\omega_0 - \omega)\tau}}{1+e^{j(\omega_0 - \omega)\tau}}]}{1+e^{j(\omega_0 - \omega)\tau}} \right\} \cdot F(\omega) \quad (V.18)$$

V. RC Analogies of SC Networks

A frequently used SC network is a shunt capacitor with a toggle switch. It is the basic two-port associated with one LTP as can be seen from Fig.V.11. Its RC Analogy can be demonstrated by substituting the Eqs.V.5(a) and V.5(b) into the elements of the circuit in Fig.V.6. As demonstrated in Fig.V.18 the circuit can be interpreted as a capacitor for $C=\text{large}$ and as a resistor for $C=\text{small}$. In both cases it is required that $\omega\tau \ll 1$. Which allows the approximation $z^{* - 1} = e^{-j\omega\tau} \approx 1 - j\omega\tau$ to be made .




Fig.V.18(a).

if C is large $\Rightarrow C^{-1} \approx 0$ then Fig.V.18(a) is equivalent to




Fig.V.18(b).

if C is sufficiently small and since $\omega z \ll 1$ then $C\omega z \rightarrow 0$ and $1/j\omega Cz \rightarrow \infty$ results




Fig.V.18(c).

A far more accurate low-pass filter approximation can be obtained by using the SC network structure shown in Fig.V.12(a) with its equivalent ladder circuit in Fig.V.12(c). This is demonstrated in Fig.V.19 for one section.




Fig.V.19. RC low-pass(x) approximation for shunt capacitor and switched series capacitor.

(x) See the appendix.

Letting

$$z^{-2} = e^{-j\omega\tau} \approx 1 - j2\omega\tau, \quad 2\omega\tau \ll 1 \quad (V.19)$$

the conductive part in the shunt branch can be eliminated and a capacitive component, related to the imaginary part in Eq.(V.19) remains. The only condition for the approximation is $2\omega\tau \ll 1$, regardless of the size of the element values.

Finally, in Fig.V.20, an RC analogy for the circuit shown in Fig.V.16 is presented. It is again based on the approximation made in Eq.(V.19) and is independent of the capacitor values. In conclusion, it can be said that passive SC networks with two-phase switches have properties similar to those of passive RC circuits.





Fig.V.20, Analogy for circuit shown in Fig.V.16.

Example V.1:

Return to the example on page 9 and solve it by using LTP's and Table V.1.



The equivalent LTP circuit is




Fig.V.21(b)

Finally Fig.V.21(b) is reduced to the following figure




Fig.V.22.

$$H_{oo}(z^*) = \frac{V_o(z^*)}{U_o(z^*)} = \frac{1}{(1 + \frac{c_2}{c_1}) - \frac{c_2}{c_1} z^{x-2}}$$

(V.20)

and

$$H_{oe}(z^*) = \frac{V_e(z^*)}{U_o(z^*)} = \frac{z^{x-1}}{(1 + \frac{c_2}{c_1}) - \frac{c_2}{c_1} z^{x-2}}$$

These are exactly the same results as in page 77 where

$$V_o(z) = V_o(z^*); \quad z = z^{*2}$$

$$z^{-1/2} V_e(z) = V_e(z^*)$$

Example V.2: Second-order SC Network With Operational Amplifier

The following example shown in Fig.V.23(a) was chosen to demonstrate how the described analysis method of cascaded SC networks can be used for the analysis of a second-order SC network with one active element. The purpose of this example is to illustrate how to synthesize filter networks using the four-port equivalent circuits of the building blocks introduced in the previous sections.

The first step in the analysis of the circuit shown in Fig.V.23(a) is to convert it into a four-port equivalent circuit. This is shown in Fig.V.20(b). The signal flows through the cascade of LTP's in the form of a meander. In terms of charges and the link two-ports the signal flow can be described symbolically as follows:

$$\begin{aligned}
 V_6^e &\rightarrow \hat{Q}_F^e + \hat{Q}_S^e = \\
 &\quad \quad \quad \uparrow \\
 &\quad \quad \quad V_S^e \\
 &= \hat{Q}_1^e \rightarrow LTP_1 \rightarrow \hat{Q}_2^o \rightarrow LTP_2 \rightarrow \hat{Q}_3^e \rightarrow LTP_3 \rightarrow \hat{Q}_4^o \rightarrow LTP_4 \rightarrow \hat{Q}_5^e \rightarrow V_6^e
 \end{aligned}$$

The desired transfer function is

$$T(z) = \frac{V_6^e(z^*)}{V_S^e(z^*)} \tag{V.21}$$

For a simple derivation of Eq.(V.21) the four-port equivalent circuit can be reduced to a two-port equivalent circuit with feedback as shown in Fig.V.23(c). The internal two-port ABCD thereby consists of the cascade of the four LTP's in Fig.V.23(b). The operational amplifier has been redrawn as a charge controlled voltage source, where $g=C_g$, thus

$$V_6^e = -\hat{Q}_5^e \frac{1}{C_g} = -\hat{Q}_5^e \cdot \frac{1}{g}$$




Fig.23(a) Second order SC network with operational amplifier.




Fig.V.23(b) Four-port equivalent circuit




Fig.V.23(c) Two-port equivalent circuit

The transmission matrix ABCD can be obtained from Eq.(V.11) for $m=2$. It is more convenient to calculate the product of two matrices, therefore, with Eq.(V.11) and letting $p=1-z^{*-2}$

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix}_{m=4} = z^4 \begin{bmatrix} (1+\frac{C_2}{C_1}p)(1+\frac{C_4}{C_3}p) + (\frac{1}{C_2} + \frac{1}{C_1})(C_3+C_4)p & (1-\frac{C_2}{C_1}p)(\frac{1}{C_3} + \frac{1}{C_4}) + (1+\frac{C_3}{C_4}p)(\frac{1}{C_1} + \frac{1}{C_2}) \\ (C_1+C_2)(1+\frac{C_4}{C_3}p) + (C_3+C_4)(1+\frac{C_1}{C_2}p) & (1+\frac{C_1}{C_2}p)(1+\frac{C_3}{C_4}p) + (\frac{1}{C_3} + \frac{1}{C_4})(C_1+C_2) \end{bmatrix} \quad (V.22)$$

Before considering the feedback loop, the following matrix relation can be derived from the circuit in Fig.V.23(c):

$$\begin{bmatrix} V_1^e \\ \hat{Q}_1^e \end{bmatrix} = \begin{bmatrix} A & B \\ C & D \end{bmatrix}_{m=4} \begin{bmatrix} 0 & 0 \\ -C_g & 0 \end{bmatrix} \begin{bmatrix} V_6^e \\ \hat{Q}_6^e \end{bmatrix} = \begin{bmatrix} -BC_g & 0 \\ -DC_g & 0 \end{bmatrix} \begin{bmatrix} V_6^e \\ \hat{Q}_6^e \end{bmatrix} \quad (V.23)$$

The second matrix factor multiplying the ABCD matrix represents the charge controlled voltage source. The equation above yield two simple relations:

$$V_1^e = -BC_g V_6^e \quad (V.24)$$

$$\hat{Q}_1^e = -DC_g V_6^e$$

With this, the overall transfer function of the network in Fig.V.23(c) results in

$$\frac{V_6^e}{V_S^e} = T(z^*) = -\frac{C_S}{C_g} \frac{1}{B(C_F+C_S)+D + \frac{C_F}{C_g}} \quad (V.25)$$

and after substituting the terms for B and D from Eq.(V.22)

$$T(z^*) = \frac{K \cdot z^{*-4}}{p^2 + pa_1 + a_0 + \frac{C_F}{C_g} \alpha z^{*-4}} \quad (V.26)$$

where

$$\alpha = \frac{C_2 C_4}{C_1 C_3} \quad K = -\alpha \frac{C_B}{C_G}$$

$$a_1 = \alpha \left[(C_F + C_S) \left\{ \frac{C_2}{C_1} \left(\frac{1}{C_3} + \frac{1}{C_4} \right) + \frac{C_3}{C_4} \left(\frac{1}{C_1} + \frac{1}{C_2} \right) \right\} + \frac{C_1}{C_2} + \frac{C_3}{C_4} + \frac{C_1}{C_3} + \frac{C_1}{C_4} + \frac{C_2}{C_3} + \frac{C_2}{C_4} \right]$$

$$a_0 = \alpha \left[(C_F + C_S) \left(\frac{1}{C_1} + \frac{1}{C_2} + \frac{1}{C_3} + \frac{1}{C_4} \right) + 1 \right]$$

As can be observed in Eq.(V.26), the transfer function $T(z)$ is actually a function of z^{-2} , since no terms of z^{-1} occur. The transfer function in Eq.(V.26) can be written with the relation in Eq.(V.20) $z = z^{*2}$ as follows.

$$T(z) = \frac{K z^{-2}}{z^{-2} \left(1 - \frac{C_F}{C_G} \alpha \right) - z^{-1} (2 + a_1) + 1 + a_1 + a_0} \quad (\text{V.27})$$

Eq.(V.27) corresponds to the response of the sampled-data low-pass filter shown in Fig.V.23(a). This circuit has already been built in the laboratory by Kurth and Moschytz using discrete capacitors and discrete FET switches [9]. Although all elements were non-ideal (i.e., on-resistors of the switches $R_{on} \approx 500 \Omega$), a relatively good match between the measured and the predicted response was achieved as shown in Fig.V.24.




Fig.V.24. Measured and calculated response of a laboratory model.

The overall rolloff towards higher frequencies is due to a $\frac{\sin x}{x}$ response related to the finite pulsewidth at the output of the network.

Remarks: An SC network can be considered as a sampled-data system described by a set of difference equations with periodically time-varying coefficients. If the SC network has the complexity generally encountered in practice, the nodal charge equations leads to unwidely analytical expressions. A building block analysis based on six passive two-ports which are most commonly used in SC networks avoid this complexity and represents a systematic method of analyzing general SC networks. Using this analysis the performance of various practical circuits can be evaluated and a design classification may be derived.

CHAPTER VI

FREQUENCY DOMAIN SOLUTIONS OF TWO-PHASE SC NETWORKS

In this chapter, frequency domain solutions of two-phase SC networks due to arbitrary inputs will be derived and will be illustrated on the circuit of Fig.II.8.

The state equations (II.34) on page 22 can be obtained by any of the methods in Chapter II. If the capacitor voltage vectors are called as $\underline{x}_1(t)$ and $\underline{x}_2(t)$ (respectively for phase 1 and phase 2) then the state equations are

$$\underline{x}_1(t) = \underline{F}_1 \underline{x}_2(nT^-) + \underline{G}_1 \underline{s}(t) \quad \text{for } t \in (nT, nT + \tau_1] \quad (\text{VI.1})$$

$$\underline{x}_2(t) = \underline{F}_2 \underline{x}_1(nT + \tau_1^-) + \underline{G}_2 \underline{s}(t) \quad \text{for } t \in (nT + \tau_1, (n+1)T]$$

Phase 1 corresponds to the intervals $(nT, nT + \tau_1]$ and phase 2 corresponds to the intervals $(nT + \tau_1, (n+1)T]$ where $n=0, 1, 2, \dots$. The dimension of $\underline{x}_1(t)$ and $\underline{x}_2(t)$ is equal to the number of capacitors.

According to Eq.(II.35) the output equations are

$$\underline{y}_1(t) = \underline{\hat{C}}_1 \underline{x}_2(nT^-) + \underline{\hat{D}}_1 \underline{s}(t) \quad \text{for } t \in (nT, nT + \tau_1] \quad (\text{VI.2})$$

$$\underline{y}_2(t) = \underline{\hat{C}}_2 \underline{x}_1(nT + \tau_1^-) + \underline{\hat{D}}_2 \underline{s}(t) \quad \text{for } t \in (nT + \tau_1, (n+1)T]$$

Now, define the following window functions [16] :

$$w_\tau(t) = \begin{cases} 1 & 0 < t \leq \tau \\ 0 & \text{elsewhere} \end{cases}$$

$$w_1(t) = \sum_{n=-\infty}^{+\infty} w_{\tau_1}(t-nT)$$

(VI.3)

$$w_2(t) = \sum_{n=-\infty}^{+\infty} w_{\tau_2}(t-nT-\tau_1)$$

where $\tau_1 + \tau_2 = T$

Then from (VI.1)

$$\tilde{x}_1(t) = F_{\tilde{z}_1} \sum_{n=-\infty}^{+\infty} \tilde{x}_2(nT^-) w_{\tau_1}(t-nT) + G_{\tilde{z}_1} \tilde{s}(t) w_1(t) \quad (\text{VI.4.a})$$

for all t

$$\tilde{x}_2(t) = F_{\tilde{z}_2} \sum_{n=-\infty}^{+\infty} \tilde{x}_1(nT+\tau_1^-) w_{\tau_2}(t-nT-\tau_1) + G_{\tilde{z}_2} \tilde{s}(t) w_2(t) \quad (\text{VI.4.b})$$

The Fourier transforms of (VI.4.a) and (VI.4.b), are respectively,

$$\tilde{X}_1(\omega) = F_{\tilde{z}_1} \hat{\tilde{X}}_2(\omega) \frac{1-e^{-j\omega\tau_1}}{j\omega} + G_{\tilde{z}_1} \tilde{S}_1(\omega) \quad (\text{VI.5.a})$$

$$\tilde{X}_2(\omega) = F_{\tilde{z}_2} \hat{\tilde{X}}_1(\omega) \frac{1-e^{-j\omega\tau_2}}{j\omega} + G_{\tilde{z}_2} \tilde{S}_2(\omega) \quad (\text{VI.5.b})$$

where

$$\hat{\tilde{X}}_1(\omega) = \sum_{n=0}^{\infty} \tilde{x}_1(nT+\tau_1^-) e^{-jn\omega T} e^{-j\omega\tau_1} \quad (\text{VI.5.c})$$

$$\hat{\tilde{X}}_2(\omega) = \sum_{n=0}^{\infty} \tilde{x}_2(nT^-) e^{-jn\omega T} \quad (\text{VI.5.d})$$

$$\tilde{S}_1(\omega) = \sum_{n=0}^{\infty} \theta_{1,n} \tilde{S}(\omega - n\omega_s) \quad (\text{VI.5.e})$$

$$\tilde{S}_2(\omega) = \sum_{n=0}^{\infty} \theta_{2,n} \tilde{S}(\omega - n\omega_s) \quad (\text{VI.5.f})$$

where $\omega_s = \frac{2}{T}$ is the sampling frequency and

$$\theta_{1,n} = \frac{1-e^{-jn\omega_s\tau_1}}{jn\omega_s T} \quad n \neq 0; \quad \theta_{1,0} = \frac{\tau_1}{T} \quad (\text{VI.5.g})$$

$$\theta_{2,n} = \frac{e^{-jn\omega_s \tau_1} - e^{-jn\omega_s T}}{jn\omega_s T} \quad n \neq 0; \quad \theta_{2,0} = \frac{2}{T} \quad (\text{VI.5.h})$$

The $\hat{x}_k(\omega)$'s in the above equations may be solved from the difference equations derived from (VI.1). From (VI.1.a), letting $t = nT + \tau_1^-$

$$x_1(nT + \tau_1^-) = F_1 x_2(nT^-) + G_1 s(nT + \tau_1^-) \quad (\text{VI.6.a})$$

and from (VI.1.b), letting $t = nT + T^-$

$$x_2(nT + T^-) = F_2 x_1(nT + \tau_1^-) + G_2 s(nT + T^-) \quad (\text{VI.6.b})$$

are obtained.

Increasing the index n in (VI.6.a) by 1 and then substituting (VI.6.b) into (VI.6.a) yields

$$x_1(nT + T + \tau_1^-) = F_1 F_2 x_1(nT + \tau_1^-) + F_1 G_2 s(nT + T^-) + G_1 s(nT + T + \tau_1^-) \quad (\text{VI.7.a})$$

Substituting (VI.6.a) into (VI.6.b) gives

$$x_2(nT + T^-) = F_2 F_1 x_2(nT^-) + F_2 G_1 s(nT + \tau_1^-) + G_2 s(nT + T^-) \quad (\text{VI.7.b})$$

Applying the z -transform to the above equations yields:

$$z\tilde{X}_1(z) = F_1 F_2 \tilde{X}_1(z) + F_1 G_2 z\tilde{S}_2(z) + G_1 z\tilde{S}_1(z)$$

$$z\tilde{X}_2(z) = F_2 F_1 \tilde{X}_2(z) + F_2 G_1 \tilde{S}_1(z) + G_2 z\tilde{S}_2(z)$$

where

$$\tilde{X}_1(z) \triangleq \sum_{n=0}^{\infty} x_1(nT + \tau_1^-) z^{-n} \quad (\text{VI.8.a})$$

$$\tilde{X}_2(z) \triangleq \sum_{n=0}^{\infty} x_2(nT^-) z^{-n} \quad (\text{VI.8.b})$$

$$\tilde{S}_1(z) \triangleq \sum_{n=0}^{\infty} s(nT + \tau_1^-) z^{-n} \quad (\text{VI.8.c})$$

$$\tilde{S}_2(z) \triangleq \sum_{n=0}^{\infty} s(nT^-) z^{-n} \quad (\text{VI.8.d})$$

The above definitions are in coincidence with the z-transform definition on page (51).

Thus

$$\begin{aligned} \tilde{X}_1(z) &= \tilde{\phi}_2(z) \left[\tilde{F}_1 \tilde{G}_2 z \tilde{S}_2(z) + \tilde{G}_1 z \tilde{S}_1(z) \right] \\ \tilde{X}_2(z) &= \tilde{\phi}_1(z) \left[\tilde{F}_2 \tilde{G}_1 \tilde{S}_1(z) + \tilde{G}_2 z \tilde{S}_2(z) \right] \end{aligned} \quad (\text{VI.9})$$

where

$$\begin{aligned} \tilde{\phi}_1(z) &= (z \tilde{I} - \tilde{F}_2 \tilde{F}_1)^{-1} \\ \tilde{\phi}_2(z) &= (z \tilde{I} - \tilde{F}_1 \tilde{F}_2)^{-1} \end{aligned} \quad (\text{VI.10.a})$$

and \tilde{I} is the identity matrix.

$\tilde{\phi}_1(z)$ and $\tilde{\phi}_2(z)$ may be viewed as the characteristic matrices of a switched capacitor circuit and they are related by the following equations:

$$\begin{aligned} \tilde{\phi}_1(z) \tilde{F}_2 &= \tilde{F}_2 \tilde{\phi}_2(z) \\ \tilde{\phi}_2(z) \tilde{F}_1 &= \tilde{F}_1 \tilde{\phi}_1(z) \end{aligned} \quad (\text{VI.10.b})$$

Let $\tilde{s}(t)$ be continuous at $t=nT^-$ and $t=nT+\tau_1^-$, then with the relationship $z=e^{j\omega T}$ and using Poisson's formula [4] the $\tilde{S}_m(z)$ in (VI.8.c) and (VI.8.d) can be expressed as:

$$\begin{aligned} \tilde{S}_1(e^{j\omega T}) &= \sum_{n=0}^{\infty} s(nT+\tau_1^-) e^{-jn\omega T} \\ &= \frac{1}{T} \sum_{n=0}^{\infty} S(\omega-n\omega_s) e^{j(\omega-n\omega_s)\tau_1} \end{aligned} \quad (\text{VI.11.a})$$

$$\tilde{S}_2(e^{j\omega T}) = \sum_{n=0}^{\infty} s(nT^-) e^{-jn\omega T} = \frac{1}{T} \sum_{n=0}^{\infty} S(\omega-n\omega_s) \quad (\text{VI.11.b})$$

By comparing (VI.8.a,b) with (VI.5.a,b) the following are obtained:

$$\hat{\tilde{X}}_1(\omega) = \tilde{X}_1(e^{j\omega T}) e^{-j\omega z_1} \quad (\text{VI.12.a})$$

$$\hat{\tilde{X}}_2(\omega) = \tilde{X}_2(e^{j\omega T}) \quad (\text{VI.12.b})$$

Substituting (VI.11.a,b) into (VI.9) then into (VI.12) we obtain:

$$\hat{\tilde{X}}_1(\omega) = \frac{1}{T} \sum_{n=-\infty}^{\infty} \tilde{P}_{2,n}(\omega) \tilde{S}(\omega - n\omega_s) \quad (\text{VI.13.a})$$

$$\hat{\tilde{X}}_2(\omega) = \frac{1}{T} \sum_{n=0}^{\infty} \tilde{P}_{1,n}(\omega) \tilde{S}(\omega - n\omega_s) \quad (\text{VI.13.b})$$

where

$$\tilde{P}_{1,n}(\omega) = \tilde{\phi}_1(e^{j\omega T}) (\tilde{F}_2 \tilde{G}_1 e^{j(\omega - n\omega_s)z_1} + \tilde{G}_2 e^{j\omega T}) \quad (\text{VI.14})$$

$$\tilde{P}_{2,n}(\omega) = \tilde{\phi}_2(e^{j\omega T}) (\tilde{F}_1 \tilde{G}_2 e^{j\omega z_2} + \tilde{G}_1 e^{j\omega z_2} e^{j(\omega - n\omega_s)z_1})$$

Note that $\tilde{\phi}_1(e^{j\omega T})$ and $\tilde{\phi}_2(e^{j\omega T})$, are periodic functions of ω with period ω_s .

From the output equatoin (II.36)

$$\tilde{y}_m(t) = \tilde{C}_m \tilde{x}_m(t) + \tilde{D}_m \tilde{s}(t) w_m(t) \quad m=1,2 \quad \text{for all } t$$

Its Fourier transforms is obtained as

$$\tilde{Y}_m(\omega) = \tilde{C}_m \tilde{X}_m(\omega) + \tilde{D}_m \tilde{S}_m(\omega) \quad m=1,2 \quad (\text{VI.15.a})$$

Substituting the results obtained in (VI.13.a,b) into (VI.15.a,b) and then into (VI.15.a) together with (VI.5.e) and (VI.5.f) yields.

$$\tilde{Y}_m(\omega) = \sum_{n=-\infty}^{\infty} \tilde{T}_{m,n}(\omega) \tilde{S}(\omega - n\omega_s) \quad m=1,2 \quad (\text{VI.15.b})$$

where

$$T_{m,n}(\omega) = \frac{1 - e^{-j\omega\tau_m}}{j\omega\tau_m} C_{m,n}^F P_{m,n}(\omega) + \theta_{m,n} (C_{m,n}^G + D_m) \quad m=1,2 \quad (\text{VI.15.c})$$

or

$$\tilde{T}_{m,n}(\omega) = \frac{1 - e^{-j\omega\tau_m}}{j\omega\tau_m} \hat{C}_{m,n}^P P_{m,n}(\omega) + \theta_{m,n} \hat{D}_m \quad m=1,2 \quad (\text{VI.15.d})$$

The total output is

$$\underline{Y}(\omega) = \underline{Y}_1(\omega) + \underline{Y}_2(\omega) = \sum_n \tilde{T}_n(\omega) \underline{S}(\omega - n\omega_s) \quad (\text{VI.16.a})$$

where

$$\tilde{T}_n(\omega) = \tilde{T}_{1,n}(\omega) + \tilde{T}_{2,n}(\omega) \quad (\text{VI.16.b})$$

The above expression (VI.16) gives the Fourier transform of the output due to an arbitrary input whose Fourier transform is $\underline{S}(\omega)$. $\tilde{T}_n(\omega)$ is the transfer function which relates the shifted input spectrum at $n\omega_s$ to the output. It is important to point out that $\tilde{T}_n(\omega)$ in general consists of a constant component due to feedthrough and a component whose envelope's magnitude is inversely proportional to the frequency.

When the input is a cisoidal function

$$\underline{s}(t) = e^{j\omega_0 t} \hat{\underline{s}}$$

where $\hat{\underline{s}}$ is a complex vector, then

$$\underline{S}(\omega) = 2\pi \delta(\omega - \omega_0) \hat{\underline{s}}$$

Thus the transfer function in (VI.16) should be evaluated at $\omega = \omega_0 + n\omega_s$ i.e., $\tilde{T}_n(\omega) = \tilde{T}_n(\omega_0 + n\omega_s)$

Since an arbitrary input can be viewed as a continuum of cisoidal components in the frequency domain, using the superposition principle, the result for a cisoidal input can also be extended to an arbitrary input.

Fifty-Percent Duty Cycle

When a switched capacitor circuit is operated at 50-percent duty cycle more interesting results can be derived from the general expressions obtained earlier. With $\tau_1 = \tau_2 = T/2$ from (VI.16.b) and (VI.15)

$$\underline{T}_n(\omega) = \frac{1-e^{-j\omega T/2}}{j\omega T} \left[\hat{C}_{\underline{z}_1} \underline{P}_{\underline{z}_1, n}(\omega) + \hat{C}_{\underline{z}_2} \underline{P}_{\underline{z}_2, n}(\omega) \right] + \frac{1-(-1)^n}{jn2\pi} (\hat{D}_{\underline{z}_1} - \hat{D}_{\underline{z}_2}), \quad n \neq 0 \quad (\text{VI.17.a})$$

$$\underline{T}_0(\omega) = \frac{1-e^{-j\omega T/2}}{j\omega T} \left[\hat{C}_{\underline{z}_1} \underline{P}_{\underline{z}_1, 0}(\omega) + \hat{C}_{\underline{z}_2} \underline{P}_{\underline{z}_2, 0}(\omega) \right] + \frac{1}{2} (\hat{D}_{\underline{z}_1} + \hat{D}_{\underline{z}_2}) \quad (\text{VI.17.b})$$

where

$$\underline{P}_{\underline{z}_1, n}(\omega) = \hat{\underline{D}}_{\underline{z}_1} (e^{j\omega T}) \left[(-1)^n \underline{F}_{\underline{z}_2} \underline{G}_{\underline{z}_1} e^{j\omega T/2} + \underline{G}_{\underline{z}_2} e^{j\omega T} \right] \quad (\text{VI.17.c})$$

$$\underline{P}_{\underline{z}_2, n}(\omega) = \hat{\underline{D}}_{\underline{z}_2} (e^{j\omega T}) \left[\underline{F}_{\underline{z}_1} \underline{G}_{\underline{z}_2} e^{j\omega T/2} + (-1)^n \underline{G}_{\underline{z}_1} e^{j\omega T} \right] \quad (\text{VI.18})$$

Notice that the $\underline{P}_{\underline{z}_m, n}(\omega)$'s given above are rational functions of $e^{j\omega T/2}$. If there is no feedthrough from the input to the output, i.e., $\hat{D}_{\underline{z}_1} = \hat{D}_{\underline{z}_2} = 0$, (VI.17.a) and (VI.17.b) reduce to

$$\underline{T}_n(\omega) = \frac{1-e^{-j\omega T/2}}{j\omega T} \hat{\underline{T}}_n(z) \quad (\text{VI.19.a})$$

$\hat{\underline{T}}_n(z) =$ a rational function of $z^{1/2} =$

$$= \hat{\underline{D}}_{\underline{z}_1} \hat{\underline{D}}_{\underline{z}_1}(z) \left[(-1)^n \underline{F}_{\underline{z}_2} \underline{G}_{\underline{z}_1} z^{1/2} + \underline{G}_{\underline{z}_2} z \right] + \hat{\underline{D}}_{\underline{z}_2} \hat{\underline{D}}_{\underline{z}_2}(z) \left[\underline{F}_{\underline{z}_1} \underline{G}_{\underline{z}_2} z^{1/2} + (-1)^n \underline{G}_{\underline{z}_1} z \right] \quad (\text{VI.19.b})$$

The factor $(1-e^{j\omega T/2})/j\omega T$ in (VI.19.a) is a zero-order hold function of magnitude $1/T$ and duration $T/2$. In many practical applications this factor is nearly a constant of $1/2$ when the switching frequency is much higher than the signal frequency. Consequently the behaviour of a switched capacitor circuit can be conveniently analyzed in the rational $z^{1/2}$ domain.

If in addition the input is sampled only once over a switching period T , say $\underline{G}_{\underline{z}_1} = 0$, the $\hat{\underline{T}}_n(z)$ in (VI.19.b) by using

the relations $\hat{C}_m = C_m F_m$ and $\hat{D}_m = C_m G_m + D_m$ obtained in page 23,

$$\hat{T}_n(z) = (C_{z1} + z^{-1/2} C_{z2} F_{z2}) \bar{\phi}_{z2}(z) F_{z1} G_{z2} z \quad (\text{VI.20.a})$$

or when $G_{z2} = 0$

$$\hat{T}_n(z) = (-1)^n (z^{-1/2} C_{z1} F_{z1} + C_{z2}) \bar{\phi}_{z1}(z) F_{z2} G_{z1} z \quad (\text{VI.20.b})$$

It is interesting to note that the $\hat{T}_n(z)$ in (VI.20.a) is identical for all n and the $\hat{T}_n(z)$ in (VI.20.b) differs only in sign for different n since the relation (VI.10.b) holds.

The $\hat{T}_n(z)$ in (VI.20.a) or (VI.20.b) is a rational function of $z^{1/2}$. The topological constraint $C_{z1} = C_{z2} F_{z2}$ in (VI.20.a) or $C_{z1} F_{z1} = C_{z2}$ in (VI.20.b) eliminates the dependence on $z^{1/2}$. Under these constraints the factor $(1+z^{-1/2})$ in (VI.20.a) or (VI.20.b) can be combined with the zero-order hold function $(1-e^{-j\omega T/2})/j\omega T$ when (VI.20.a) or (VI.20.b) is substituted into (VI.19.a).

Thus we have

$$T_n(\omega) = \frac{1-e^{-j\omega T}}{j\omega T} C_{z1} \bar{\phi}_{z2}(z) F_{z1} G_{z2} z \quad (\text{VI.21.a})$$

or

$$T_n(\omega) = (-1)^n \frac{1-e^{-j\omega T}}{j\omega T} C_{z2} \bar{\phi}_{z1}(z) F_{z2} G_{z1} z \quad (\text{VI.21.b})$$

The factor $1-e^{-j\omega T}/j\omega T$ which can also be expressed as $e^{-j\omega T/2} (\frac{\sin \omega T/2}{T/2})$ in the above two equations is a zero-order hold function of magnitude $1/T$ and duration T . It reduces to unity when the switching frequency ω_s is much higher than the signal frequency (i.e., $\omega T \ll 1$). Under this condition the transfer function $T_n(\omega)$ can be approximated and conveniently analyzed in the rational z domain.

Example VI.1: Consider the circuit of Fig.II.8(a). In this example, the VCVS is taken as an operational amplifier. Therefore, node 3 is thought as virtual ground and the input charge of the op-amp is zero. Then Eqs.(II.75) and (II.82) become

$$\tilde{x}_1(t) = \begin{bmatrix} v_{c1}(t) \\ v_{c2}(t) \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} v_{c1}(AT^-) \\ v_{c2}(nT^-) \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} u(t) \text{ for } t \in (nT, nT+z_1] \quad (\text{VI.22})$$

$$\tilde{x}_2(t) = \begin{bmatrix} v_{c1}(t) \\ v_{c2}(t) \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ \frac{C_1}{C_2} & 1 \end{bmatrix} \begin{bmatrix} v_{c1}(t_{nT+z_1}^-) \\ v_{c2}(t_{nT+z_1}^-) \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \end{bmatrix} u(t) \text{ for } t \in (nT+z_1, (n+1)T] \quad (\text{VI.22.b})$$

where $n=0,1,2,\dots$

Comparison of Eqs.(VI.1) and (VI.22) yields

$$\tilde{F}_1 = \begin{bmatrix} 0 & 0 \\ 0 & 1 \end{bmatrix} \quad \tilde{G}_1 = \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

(VI.23)

$$\tilde{F}_2 = \begin{bmatrix} 0 & 0 \\ \frac{C_1}{C_2} & 1 \end{bmatrix} \quad \tilde{G}_2 = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$$

The output equations are

$$\tilde{y}_1(t) = \begin{bmatrix} 0 & -1 \end{bmatrix} \begin{bmatrix} v_{c1}(t) \\ v_{c2}(t) \end{bmatrix} + 0 \cdot v_{in}(t)$$

(VI.24)

$$\tilde{y}_2(t) = \begin{bmatrix} 0 & -1 \end{bmatrix} \begin{bmatrix} v_{c1}(t) \\ v_{c2}(t) \end{bmatrix} + 0 \cdot v_{in}(t)$$

Comparing Eq.(VI.24) with Eq.(II.36)

$$\tilde{C}_1 = \tilde{C}_2 = \begin{bmatrix} 0 & -1 \end{bmatrix} \quad \text{and} \quad \tilde{D}_1 = \tilde{D}_2 = 0$$

is obtained.

Then

$$\begin{aligned}\hat{C}_1 &= C_1 F_1 = \begin{bmatrix} 0 & -1 \end{bmatrix} \\ \hat{C}_2 &= C_2 F_2 = \begin{bmatrix} -\frac{C_1}{C_2} & -1 \end{bmatrix}\end{aligned}\tag{VI.25}$$

$$\hat{D}_1 = C_1 G_1 + D_1 = 0$$

$$\hat{D}_2 = C_2 G_2 + D_2 = 0$$

From Eq.(VI.10.a)

$$\hat{\phi}_1(z) = [zI - F_2 F_1]^{-1} = \left[\begin{pmatrix} z & 0 \\ 0 & z \end{pmatrix} - \begin{pmatrix} 0 & 0 \\ 0 & 1 \end{pmatrix} \right]^{-1} = \begin{bmatrix} \frac{1}{z} & 0 \\ 0 & \frac{1}{z-1} \end{bmatrix}\tag{VI.26}$$

If the switches are operated at 50-percent duty cycle and since $G_2 = 0$ then Eq.(VI.20.b) holds. Substitution of Eqs. (VI.23), (VI.25) and (VI.26) into Eq.(VI.20.b) gives

$$\begin{aligned}\hat{T}_n(z) &= (-1)^n (z^{-1/2} [0 \ -1] + [0 \ -1]) \begin{bmatrix} z^{-1} & 0 \\ 0 & \frac{1}{z-1} \end{bmatrix} \begin{bmatrix} 0 \\ \frac{C_1}{C_2} z \end{bmatrix} = \\ &= (-1)^n \frac{(C_1/C_2) z (1+z^{-1/2})}{(1-z)}\end{aligned}\tag{VI.27}$$

Since there is no feedthrough from the input to the output, i.e., $\hat{D}_1 = \hat{D}_2 = 0$, Eq.(VI.27) can be substituted into Eq.(VI.19.a)

$$\begin{aligned}\hat{T}_n(\omega) &= \frac{1-z^{-1/2}}{j\omega T} \cdot (-1)^n \cdot \frac{z(C_1/C_2)(1+z^{-1/2})}{(1-z)} = \\ &= \frac{(-1)^{n+1} (C_1/C_2)}{j\omega T} \quad \text{for all } n.\end{aligned}\tag{VI.28}$$

Thus if we make $C_1 = T/r_1$ the switched capacitor network of Fig.II.8 gives exactly the same frequency response as an analog integrator.

C H A P T E R VII

CONCLUSION

As stated in chapter I, filters can be realized by using switched capacitor circuits. Analysis of switched capacitor networks is worthy of investigation since the realization of the filter on a chip can be done.

In chapter II, several time-domain methods for the analysis of SC networks have been given. Among these the approach in section II.5 is more efficient for computer implementation and does not require many extra computations as the others do. And the most important advantage of this approach is that any SC network defined by Eq.(II.14) is completely characterized by the z-domain transfer matrix of Eq.(IV.12). In this case equations for the N phases are put in one large matrix and problems of describing the relationships among different phases of the input and the output are avoided. In section II.5, equivalent circuits for the basic elements of SC networks have been derived. But when there are more than two phases, the circulator explained in Chapter IV is more convenient since z^{-1} is only used between the first and last phase instead of between any two consecutive phases.

The hybrid matrix approach described in section II.8 will yield a proper port combination such that the network has a solution.

As explained in Chapter III, discrete time effects on the values at the end of the time slots as well as continuous time effects (continuous coupling) both occur in a SC network is described by linear equations which are periodically time varying. The discrete time action is linear, periodic and dynamic and each phase at the input has an effect to each phase at the output. This effect is completely characterized

by the z-domain transfer matrix of (IV.5). The continuous time action (continuous I-0 coupling) is linear, periodic and not dynamic.

In chapter VI, frequency domain solution of two-phase SC network due to an arbitrary input were given. The results discussed in Chapter VI can be extended to sample-and hold inputs as well.

For some SC networks the transmission matrix cannot be established. A plausible physical explanation for this is related to the fact that at even and odd times some of the switches in the network are open, thus, no continuous transmission path exists. One can overcome this problem, by introducing the parasitic leakage capacitors of the open switches. These parasitic leakage capacitors are generally small. The important point is, that by this "practical trick" the transmission matrix can now be derived.

APPENDIX

Design of IIR, Digital Filters

Digital filters characterized by transfer functions in the form of a rational function,

$$H(z) = \frac{\sum_{i=0}^M a_i z^{-i}}{\sum_{k=0}^N b_k z^{-k}} \triangleq \frac{A(z^{-1})}{B(z^{-1})} \quad (\text{A.1}) \quad M \leq N$$

where $B(z^{-1})$ is not constant, are called infinite impulse response (IIR) digital filters. In the IIR filters, the filter is stable if all poles of $H(z)$ of (1) are within the unit circle in the z -plane and causal if b_L is the first nonzero coefficient in the denominator (i.e., $b_0 = b_1 = \dots = b_{L-1} = 0$), then $a_0 = a_1 = \dots = a_{L-1} = 0$ in the numerator. Because, we are concerned with causal filters (impulse response $h(n) = 0, n < 0$) only, it is convenient to assume that $b_0 = 1$. Hence, the general transfer functions of IIR digital filters are in the form of

$$H(z) = \frac{\sum_{i=0}^M a_i z^{-i}}{1 + \sum_{k=1}^N b_k z^{-k}} \quad (\text{A.2})$$

The design of an IIR digital filter involves the following two steps:

Step 1: Design an analog filter by obtaining an appropriate transfer function $\hat{H}(s)$ to meet the signal-processing requirements.

Step 2: Construct a mapping procedure to transform $\hat{H}(s)$ into an appropriate transfer function $H(z)$, thus resulting in an IIR digital filter design that will meet the specifications. These steps are illustrated in Fig.A.1.




Fig.A.1.

Since IIR filters can be realized by SC networks all the discussions given for IIR filters are valid for SC networks.

When we insert e^{ST} for z in the transfer function of the digital filter, we obtain a transfer function which is a function of e^{ST} . Since an analog filter has a transfer function which is a polynomial in S not in e^{ST} , we can not realize it. Therefore we have to make some approximations for e^{ST} try to retain frequency and stability properties.

Because the analog filters in Step 1 are designed to meet the signal processing requirements, we must make sure that the resulting digital filters retain the desirable properties of the analog filters, including the frequency characteristics, the magnitude and phase behaviour of the analog filters. As a consequence, it is desirable that the imaginary axis of the s -plane ($s=j\omega$ for $-\infty < \omega < \infty$) is mapped onto the unit circle of the z -plane ($z=e^{j\theta}$ for $-\pi < \theta < \pi$ where θ is the digital frequency variable in rad). This condition is needed to preserve the frequency characteristics of the analog filters.

In order to preserve stability properties of analog filters, the left hand s -plane ($\text{Re}[s] < 0$) is mapped into the unit circle of the z -plane ($|z| < 1$).

One method to obtain a digital filter design from an analog filter design is via numerical integration techniques,

where a derivative is approximated by some finite difference. This action gives rise to a mapping of the complex variable s in the transfer function of an analog filter to the complex variable z in the transfer function of a digital filter

$$s=f(z) \tag{A.3}$$

Clearly, different numerical integration techniques will give rise to different mapping functions of (3), and, hence the resulting digital filters will be different.

The Euler approximation which is given on page 59 satisfies the stability condition but the frequency characteristics is not satisfied completely. However, for sufficiently small ωT , this mapping will give satisfactory results (i.e., for low-frequency operations and low-pass filters).

Another transformation is called the bilinear transformation defined by


$$s=f(z) = \frac{2}{T} \frac{1-z^{-1}}{1+z^{-1}} \tag{A.4}$$

or

$$z^{-1} = \frac{2-sT}{2+sT}$$

The frequency requirements are satisfied by the bilinear transformation. Also, the stability properties of an analog filter is preserved by this mapping. However, the frequency characteristics of the digital filters and that of an analog filter are not identical only the shapes are identical. For detailed explanations see the Chapter 12 of [12].

After designing digital filter as explained above an analog filter can be obtained as in Fig.(A.2).



An analog filter.

Fig.A.2.

REFERENCES

- [1] Y.P.TSIVIDIS
"Analysis of Switched Capacitive Networks",
IEEE Transactions on Circuits and Systems,
Vol.CAS-26, No.11, Nov.1979.
- [2] J.VANDAWALLE, H.DE.MAN, J.RABAEY
"Time, FreO. and z-Domain Modified Nodal Analysis
of Switched-Capacitor Networks",
IEEE Transactions on Circuits and Systems,
Vol.CAS-28, No.3, March 1981.
- [3] Notes of Summer Switched Capacitor Circuits
Course.
- [4] M.L.LIOU, Y.L.KUO
"Exact Analysis of Switched Capacitor Circuits
with Arbitrary Inputs",
IEEE Transactions on Circ. and Sys., Vol.CAS-26,
No.4, April 1979.
- [5] C.F.KURTH, G.S.MOSCHYTZ
"Nodal Analysis of Switched-Capacitor Networks",
IEEE Trans. Circ. and Sys. Vol.CAS-26, No.2,
Feb. 1979.
- [6] L.O.CHUA, P.M.LIN
"Computer-Aided Analysis of Electronic Circuits-
Algorithms and Computational Techniques",
Englewood Cliffs, NJ:Prentice-Hall, 1975.
- [7] J.D.APLEVICH
"Tableau Methods for Analysis and Design of
Linear Systems",
Ontario, Canada, 1977.
- [8] P.M.LIN
"A Hybrid Matrix Approach to SC Circuit Analysis
Presentation at the International Symposium on
Circuits Systems",
April, 1981.

- [9] C.F.KURTH, G.S.MOSCHYTZ
"Two-Port Analysis of Switched Capacitor Networks
Using Four-Port Equivalent Circuits in the z-
Domain",
IEEE Trans. on. Circ. and Sys. Vol.CAS-26, No.3,
March 1979.
- [10] JAMES A.CADZOW
Discrete-Time Systems-Prentice Hall, 1973.
- [11] LEIAHU I.JURY
"Sampled-Data Control Systems",
John Wiley and Sons. Inc., 1958.
- [12] HARRY Y.F.LAM
"Analog and Digital Filters:Design and Realization",
Prentice-Hall, 1979.
- [13] H.DE MAN, J.RABAEY, G.ARNOUT, J.VANDEWALLE
"DIANA as mixed-mode Simulator for MOSLSI
Sampled Data Circuits",
Proc.IEEE Symp. Circuits and Systems, Houston,
April, 1980.
- [14] H.DE MAN, J.RABAEY, G.ARNOUT, and J.VANDEWALLE
"Practical Implementation of a General Computer
Aided Design Technique For Switched Capacitor
Circuits",
IEEE J.Solid-State Circuits, Vol.SC-15, April,1980.